



## Features

- ESD Protect for 1 Line with Unidirectional
- Provide ESD protection for each line to  
IEC 61000-4-2 (ESD)  $\pm 30\text{kV}$  (air / contact)  
IEC 61000-4-4 (EFT) 80A (5/50ns)  
IEC 61000-4-5 (Lightning) 5.0A (8/20 $\mu\text{s}$ )
- Suitable for, 24V and below, operating voltage applications
- Ultra small package saves board space
- Protect one I/O line or one power line
- Fast turn-on and low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- **Green part**

## Applications

- Battery Contacts
- Power Manager System
- Power line Protection
- Portable Devices
- Cellular Handsets and Accessories
- Notebooks, desktops, and servers
- Microprocessor-based equipment
- Peripherals
- LED bars

## Description


AZ4024-01L is a design which includes a unidirectional ESD rated clamping cell to protect one power line, or one control line, or one low speed data line in an electronic system. The AZ4024-01L has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage damage by Electrostatic

Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

AZ4024-01L is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream components.

AZ4024-01L may be used to meet the ESD immunity requirements of IEC61000-4-2, Level 4 ( $\pm 15\text{kV}$  air,  $\pm 8\text{kV}$  contact discharge).

## Circuit Diagram / Pin Configuration





## SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS			
PARAMETER	SYMBOL	RATING	UNITS
Peak Pulse Current ( $t_p = 8/20\mu s$ )	$I_{PP}$	5.0	A
Operating Supply Voltage (pin-1 to pin-2)	$V_{DC}$	26.4	V
pin-1 to pin-2 ESD per IEC 61000-4-2 (Air)	$V_{ESD-1}$	$\pm 30$	kV
pin-1 to pin-2 ESD per IEC 61000-4-2 (Contact)	$V_{ESD-2}$	$\pm 30$	
Lead Soldering Temperature	$T_{SOL}$	260 (10 sec.)	$^{\circ}C$
Operating Temperature	$T_{OP}$	-55 to +125	$^{\circ}C$
Storage Temperature	$T_{STO}$	-55 to +150	$^{\circ}C$



ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MINI	TYP	MAX	UNITS
Reverse Stand-Off Voltage	$V_{RWM}$	Pin-1 to pin-2, $T = 25^{\circ}C$ .			24	V
Reverse Leakage Current	$I_{Leak}$	$V_{RWM} = 24V$ , $T = 25^{\circ}C$ , pin-1 to pin-2.			1	$\mu A$
Reverse Breakdown Voltage	$V_{BV}$	$I_{BV} = 1mA$ , $T = 25^{\circ}C$ , pin-1 to pin-2.	26.7		32	V
Forward Voltage	$V_F$	$I_F = 15mA$ , $T = 25^{\circ}C$ , pin-2 to pin-1.	0.6		1.2	V
ESD Clamping Voltage (Note 1)	$V_{clamp}$	IEC 61000-4-2 +8kV ( $I_{TLP} = 16A$ ), Contact mode, $T = 25^{\circ}C$ , pin-1 to pin-2.		38		V
Surge Clamping Voltage	$V_{CL\_surge}$	$I_{PP} = 5A$ , $t_p = 8/20\mu s$ , $T = 25^{\circ}C$ , pin-1 to pin-2.		42.5		V
Channel Input Capacitance	$C_{IN}$	$V_R = 0V$ , $f = 1MHz$ , $T = 25^{\circ}C$ , pin-1 to pin-2.		60	70	pF

Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.

TLP conditions:  $Z_0 = 50\Omega$ ,  $t_p = 100ns$ ,  $t_r = 1ns$ .



## Typical Characteristics



## Applications Information

The AZ4024-01L is designed to protect one line against System ESD pulses by clamping them to an acceptable reference.

The usage of the AZ4024-01L is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected at pin 1. The pin 2 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ4024-01L should be kept as short as possible to minimize parasitic inductance in the board traces.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical.

Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ4024-01L.
- Place the AZ4024-01L near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1 ESD protection scheme by using AZ4024-01L.



## Mechanical Details

SOD-323


### PACKAGE DIAGRAMS



### PACKAGE DIMENSIONS

Symbol	Millimeters		Inches	
	MIN.	MAX.	MIN.	MAX.
A	0.8	1.0	0.031	0.039
A1	0	0.1	0.000	0.004
A2	0.8	0.9	0.031	0.035
b	0.25	0.35	0.010	0.014
C	0.08	0.15	0.003	0.006
D	1.2	1.4	0.047	0.055
E	1.6	1.8	0.063	0.071
E1	2.5	2.7	0.098	0.106
L	0.475 REF		0.019 REF	
L1	0.25	0.4	0.010	0.016
$\theta$	0°	8°	0°	8°

### LAND LAYOUT




#### Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.



### MARKING CODE



J = Device Code  
X = Date Code

Part Number	Marking Code
AZ4024-01L.R7G (Green Part)	JX

Note: Green means Pb-free, RoHS, and Halogen free compliant.

### Ordering Information

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ4024-01L.R7G	Green	T/R	7 inch	3,000/reel	4 reels = 12,000/box	6 boxes = 72,000/carton

### Revision History

Revision	Modification Description
Revision 2015/12/30	Preliminary Release.
Revision 2017/05/15	Formal Release.