#### features

- Fast Throughput Rate: 1.25 MSPS at 5 V, 625 KSPS at 3 V
- Wide Analog Input: 0 V to AV<sub>DD</sub>
- Differential Nonlinearity Error: < ± 0.5 LSB
- Integral Nonlinearity Error: < ± 0.5 LSB
- Single 2.7-V to 5.5-V Supply Operation
- Low Power: 12 mW at 3 V and 35 mW at 5 V
- Auto Power Down of 1 mA Max
- **Software Power Down: 10 µA Max**
- Internal OSC
- Hardware Configurable
- **DSP and Microcontroller Compatible Parallel Interface**
- **Binary/Twos Complement Output** •
- Hardware Controlled Extended Sampling •
- Hardware or Software Start of Conversion

#### description

The TLV571 is an 8-bit data acquisition system that combines a high-speed 8-bit ADC and a

parallel interface. The device contains two on-chip control registers allowing control of software conversion start and power down via the bidirectional parallel port. The control registers can be set to a default mode using a dummy RD while WR is tied low allowing the registers to be hardware configurable.

The TLV571 operates from a single 2.7-V to 5.5-V power supply. It accepts an analog input range from 0 V to AV<sub>DD</sub> and digitizes the input at a maximum 1.25 MSPS throughput rate at 5 V. The power dissipations are only 12 mW with a 3-V supply or 35 mW with a 5-V supply. The device features an auto power-down mode that automatically powers down to 1 mA 50 ns after conversion is performed. In software power-down mode, the ADC is further powered down to only 10  $\mu$ A.

Very high throughput rate, simple parallel interface, and low power consumption make the TLV571 an ideal choice for high-speed digital signal processing.

AVAILABLE OPTIONS						
	PACKAGE					
ТА	24 TSSOP (PW)	24 SOIC (DW)				
	(FVV)	(000)				
-40°C to 85°C	TLV571IPW	TLV571IDW				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### applications

- Mass Storage and HDD
- **Automotive**
- **Digital Servos**
- **Process Control**
- **General-Purpose DSP**
- Image Sensor Processing


DW OR PW PACKAGE (TOP VIEW)						
CLK DGND DVDD DVDD DVDD DVDD DGND DGND DGND	1 <sup>O</sup> 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	NC AIN AVDD AGND REFM REFP CSTAR A1/D7 A0/D6 D5 D4 D3	Ŧ		

NC - No internal connection

Copyright © 2000, Texas Instruments Incorporated

. .. ...

#### functional block diagram




### **Terminal Functions**

TERM	INAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	21		Analog ground
AIN	23	I	ADC analog input
AV <sub>DD</sub>	22		Analog supply voltage, 2.7 V to 5.5 V
A0/D6	16	I/O	Bidirectional 3-state data bus. D6/A0 along with D7/A1 is used as address lines to access CR0 and CR1 for initialization.
A1/D7	17	I/O	Bidirectional 3-state data bus. D7/A1 along with D6/A0 is used as address lines to access CR0 and CR1 for initialization.
CLK	4	1	External clock input
CS	1	1	Chip select. A logic low on CS enables the TLV571.
CSTART	18	I	Hardware sample and conversion start input. The falling edge of CSTART starts sampling and the rising edge of CSTART starts conversion.
DGND	5, 8, 9		Digital ground
DVDD	6		Digital supply voltage, 2.7 V to 5.5 V
D0 – D5	10–15	I/O	Bidirectional 3-state data bus
INT/EOC	7	0	End-of-conversion/interrupt
NC	24		Not connected
RD	3	1	Read data. A falling edge on $\overline{RD}$ enables a read operation on the data bus when $\overline{CS}$ is low.
REFM	20	1	Lower reference voltage (nominally ground). REFM must be supplied or REFM pin must be grounded.
REFP	19	1	Upper reference voltage (nominally AV <sub>DD</sub> ). The maximum input voltage range is determined by the difference between the voltage applied to REFP and REFM.
WR	2	I	Write data. A rising edge on the $\overline{WR}$ latches in configuration data when $\overline{CS}$ is low. When using software conversion start, a rising edge on $\overline{WR}$ also initiates an internal sampling start pulse. When $\overline{WR}$ is tied to ground, the ADC in nonprogrammable (hardware configuration mode).



detailed description

analog-to-digital SAR converter



The TLV571 is a successive-approximation ADC utilizing a charge redistribution DAC. Figure 1 shows a simplified version of the ADC.

The sampling capacitor acquires the signal on Ain during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.

#### sampling frequency, fs

The TLV571 requires 16 CLKs for each conversion, therefore the equivalent maximum sampling frequency achievable with a given CLK frequency is:

 $f_{s(max)} = (1/16) f_{CLK}$ 

The TLV571 is software configurable. The first two MSB bits, D(7,6) are used to address which register to set. The remaining six bits are used as control data bits. There are two control registers, CR0 and CR1, that are user configurable. All of the register bits are written to the control register during write cycles. A description of the control registers is shown in Figure 2.



## TLV571 2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER

SLAS239A - SEPTEMBER 1999 - REVISED FEBRUARY 2000

#### detailed description (continued)

#### control registers

A1	A0	D5	D4	D3	D2	D1	D0

Control	Register	Zero	(CR0)

A(1:0)_00	D5	D4 D3		D2 D1		D0
A(1:0)=00	STARTSEL	PROGEOC	CLKSEL	SWPWDN	Don't Care	Don't Care

0: HARDWARE START (CSTART) 1:	0: INT 1: EOC	0: Internal Clock 1:	0: NORMAL 1: Powerdown	Don't Care	Don't Care
SOFTWARE START		External Clock			

	Control Reg	ister One (Cl	R1)			
A(1:0)=01	D5	D4	D3	D2	D1	D0
A(1:0)=01	Reserved	OSCSPD	0 Reserved	0 Reserved	OUTCODE	Reserved
	0: 0: Reserved INT. OSC. Bit SLOW Always 1: Write 0 INT. OSC. FAST		0: Reserved Bit Always Write 0	0: Reserved Bit, Always Write 0	0: 0: Binary Reserved Bit, Always 1: Write 0 2's	
			1		Complement	



#### hardware configuration option

The TLV571 can configure itself. This option is enabled when the  $\overline{\text{WR}}$  pin is tied to ground and a dummy  $\overline{\text{RD}}$  signal is applied. The ADC is now fully configured. Zeros or default values are applied to both control registers. The ADC is configured ideally for 3-V operation, which means the internal OSC is set at 10 MHz and hardware start of conversion using  $\overline{\text{CSTART}}$ .

#### ADC conversion modes

The TLV571 provides two start of conversion modes. Table 1 explains these modes in more detail.



#### detailed description (continued)

#### Table 1. Conversion Modes

START OF CONVERSION	OPERATION	COMMENTS – FOR INPUT
Hardware start (CSTART) CR0.D5 = 0	<ul> <li><u>Repeated</u> conversions from AIN</li> <li><u>CSTART</u> falling edge to start sampling</li> <li><u>CSTART</u> rising edge to start conversion</li> <li>If in INT mode, one INT pulse generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion, and return high at end of conversion.</li> </ul>	CSTART rising edge must be applied a minimum of 5 ns before or after CLK rising edge.
Software start CR0.D5 = 1	<ul> <li>Repeated conversions from AIN</li> <li>WR rising edge to start sampling initially. Thereafter, sampling occurs at the rising edge of RD.</li> <li>Conversion begins after 6 clocks after sampling has begun. Thereafter, if in INT mode, one INT pulse generated after each conversion</li> <li>If in EOC mode, EOC will go high to low at start of conversion and return high at end of conversion.</li> </ul>	With external clock, WR and RD rising edge must be a minimum 5 ns before or after CLK rising edge.

#### configure the device

The device can be configured by writing to control registers CR0 and CR1.

REGISTER	IND	INDEX		D4	D3	D2	D1	D0	COMMENT	
REGISTER	D7	D6	D5	D4	03			DU	COMMENT	
EXAMPLE1										
CR0	0	0	0	0	0	0	0	0	Normal, INT OSC	
CR1	0	1	0	0	0	0	0	0	Binary	
EXAMPLE2										
CR0	0	0	0	1	1	1	0	0	Power down, EXT OSC	
CR1	0	1	0	0	0	0	1	0	2's complement output	

#### Table 2. TLV571 Programming Examples

#### power down

The TLV571 offers two power down modes, auto power down and software power down. This device will automatically proceed to auto power down mode if  $\overline{RD}$  is not present one clock after conversion. Software power down is controlled directly by the user by pulling  $\overline{CS}$  to  $DV_{DD}$ .

#### Table 3. Power Down Modes

PARAMETERS/MODES	AUTO POWER DOWN	SOFTWARE POWER DOWN $(\overline{CS} = DV_{DD})$	
Maximum power down dissipation current	1 mA	10 µA	
Comparator	Power down	Power down	
Clock buffer	Power down	Power down	
Control registers	Saved	Saved	
Minimum power down time	1 CLK	2 CLK	
Minimum resume time	1 CLK	2 CLK	




#### detailed description (continued)

#### reference voltage input

The TLV571 has two reference input pins: REFP and REFM. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply or be less than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.

#### sampling/conversion

All sampling, conversion, and data output in the device are started by a trigger. This could be the  $\overline{RD}$ ,  $\overline{WR}$ , or CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay close to the rising edge of the external clock (if it is used as CLK). The minimum setup and hold time with respect to the rising edge of the external clock should be 5 ns minimum. When the internal clock is used, this is not an issue since these two edges will start the internal clock automatically. Therefore, the setup time is always met. Software controlled sampling lasts 6 clock cycles. This is done via the CLK input or the internal oscillator if enabled. The input clock frequency can be 1 MHz to 20 MHz, translating into a sampling time from 0.6 µs to 0.3 µs. The internal oscillator frequency is 9 MHz minimum (ocillator frequency is between 9 MHz to 22 MHz). translating into a sampling time from 0.6 µs to 0.3 µs. Conversion begins immediately after sampling and lasts 10 clock cycles. This is again done using the external clock input (1 MHz-20 MHz) or the internal oscillator (9 MHz minimum) if enabled. Hardware controlled sampling, via CSTART, begins on falling CSTART lasts the length of the active CSTART signal. This allows more control over the sampling time, which is useful when sampling sources with large output impedances. On rising CSTART, conversion begins. Conversion in hardware controlled mode also lasts 10 clock cycles. This is done using the external clock input (1 MHz-20 MHz) or the internal oscillator (9 MHz minimum) as is the case in software controlled mode.






Figure 3. Trigger Timing – Software Start Mode Using External Clock



#### start of conversion mechanism

There are two ways to convert data: hardware and software. In the hardware conversion mode the ADC begins sampling at the falling edge of CSTART and begins conversion at the rising edge of CSTART. Software start mode ADC samples for 6 clocks, then conversion occurs for ten clocks. The total sampling and conversion process lasts only 16 clocks in this case. If RD is not detected during the next clock cycle, the ADC automatically proceeds to a power-down state. Data is valid on the rising edge of INT in both conversion modes.


#### hardware CSTART conversion

#### external clock

With  $\overline{CS}$  low and  $\overline{WR}$  low, data is written into the ADC. The sampling begins at the falling edge of  $\overline{CSTART}$  and conversion begins at the rising edge of  $\overline{CSTART}$ . At the end of conversion, EOC goes from low to high, telling the host that conversion is ready to be read out. The external clock is active and is used as the reference at all times. With this mode, it is required that  $\overline{CSTART}$  is not applied at the rising edge of the clock (see Figure 4).



#### start of conversion mechanism (continued)








#### internal clock

With  $\overline{\text{CS}}$  low and  $\overline{\text{WR}}$  low, data is written into the ADC. The sampling begins at the falling edge of  $\overline{\text{CSTART}}$ , and conversion begins at the rising edge of  $\overline{\text{CSTART}}$ . The internal clock turns on at the rising edge of  $\overline{\text{CSTART}}$ . The internal clock is disabled after each conversion.



2.7 V TO PARALLEL ANALOG-

TO 5.5 V, 1-CHANNEL, 8-BI

Л


LV57

9

#### software START conversion

#### external clock


With  $\overline{CS}$  low and  $\overline{WR}$  low, data is written into the ADC. Sampling begins at the rising edge of  $\overline{WR}$ . The conversion process begins 6 clocks after sampling begins. At the end of conversion, the  $\overline{INT}$  goes low telling the host that conversion is ready to be read out. EOC B low during the conversion. The external clock is active and used as the reference at all times. With this mode,  $\overline{WR}$  and  $\overline{RD}$  should not be applied at the rising edge of the clock (see Figure 3).



#### software START conversion (continued)

#### internal clock

With CS low and WR low, data is written into the ADC. Sampling begins at the rising edge of WR. Conversion begins 6 clocks after sampling begins. The internal clock begins at the rising edge of WR. The internal clock is disabled after each conversion. Subsequent sampling begins at the rising edge of  $\overline{RD}$ .



PARALLEL ANA

O G 5

GITAI

Π קר о-В ГП

GITAL CONVE

ე ე  $\frown$ 

#### software START conversion (continued)

#### system clock source

The TLV571 internally derives multiple clocks from the SYSCLK for different tasks. SYSCLK is used for most conversion subtasks. The source of SYSCLK is programmable via control register zero, bit 3. The source of SYSCLK is changed at the rising edge of  $\overline{WR}$  of the cycle when CR0.D3 is programmed.

#### internal clock (CR0.D3 = 0, SYSCLK = internal OSC)

The TLV571 has a built-in 10 MHz OSC. When the internal OSC is selected as the source of SYSCLK, the internal clock starts with a delay (one half of the OSC period max) after the falling edge of the conversion trigger (either WR, RD, or CSTART). The OSC speed can be set to  $10 \pm 1$  MHz or  $20 \pm 2$  MHz by setting register bit CR1.D4.

#### external clock (CR0.D3 = 1, SYSCLK = external clock)

The TLV571 is designed to accept an external clock input (CMOS/TTL logic) with frequencies from 1 MHz to 20 MHz.

#### host processor interface

The TLV571 provides a generic high-speed parallel interface that is compatible with high-performance DSPs and general-purpose microprocessors. The interface includes D(0-7),  $\overline{INT}/EOC$ ,  $\overline{RD}$ , and  $\overline{WR}$ .

#### output format

The data output format is unipolar (code 0 to 255). The output code format can be either binary or twos complement by setting register bit CR1.D1.

#### power up and initialization

After power up, CS must be low to begin an I/O cycle. INT/EOC is initially high. The TLV571 requires two write cycles to configure the two control registers. The first conversion after the device has returned from the power down state may be invalid and should be disregarded.

#### definitions of specifications and terminology

#### integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

#### zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.



#### software START conversion (continued)

#### signal-to-noise ratio + distortion (SINAD)

Signal-to-noise ratio + disortion is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

N = (SINAD - 1.76)/6.02

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### total harmonic distortion (THD)


Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.


#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

#### **DSP** interface

The TLV571 is a 8-bit single input channel analog-to-digital converter with throughput up to 1.25 MSPS at 5 V and up to 625 KSPS at 3 V. To achieve 1.25 MSPS throughput, the ADC must be clocked at 20 MHz. Likewise to achieve 625 KSPS throughout, the ADC must be clocked at 10 MHz. The TLV571 can be easily interfaced to microcontrollers, ASICs, and DSPs. Figure 8 shows the pin connections to interface the TLV571 to the TMS320C6x DSP.







#### grounding and decoupling considerations

General practices should apply to the PCB design to limit high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. In most cases 0.1-µF ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Since their effectiveness depends largely on the proximity to the individual supply pin, they should be placed as close to the supply pins as possible.

To reduce high frequency and noise coupling, it is highly recommended that digital and analog grounds be shorted immediately outside the package. This can be accomplished by running a low impedance line between DGND and AGND under the package.





Figure 9. Placement for Decoupling Capacitors

#### power supply ground layout

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the ADC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed.



<sup>†</sup> Driving source requirements:

• Noise and distortion for the source must be equivalent to the resolution of the converter.

• R<sub>S</sub> must be real at the input frequency.

Figure 10. Equivalent Input Circuit Including the Driving Source



#### simplified analog input analysis

Using the equivalent circuit in Figure 10, the time required to charge the analog input capacitance from 0 to  $V_S$  within 1/2 LSB,  $t_{ch}(1/2 \text{ LSB})$ , can be derived as follows.

The capacitance charging voltage is given by:

$$V_{C(t)} = V_{S} \left( 1 - e^{-t} ch^{/R} t^{C} i \right)$$

$$R_{t} = R_{s} + R_{i}$$

$$R_{i} = R_{i(ADC)}$$
(1)

t<sub>ch</sub> = Charge time

The input impedance R<sub>i</sub> is 718  $\Omega$  at 5 V, and is higher (~ 1.25 k $\Omega$ ) at 2.7 V. The final voltage to 1/2 LSB is given by:

$$V_{\rm C} (1/2 \, \text{LSB}) = V_{\rm S} - (V_{\rm S}/512)$$
 (2)

Equating equation 1 to equation 2 and solving for cycle time t<sub>c</sub> gives:

$$V_{S} - (V_{S}/512) = V_{S} \left(1 - e^{-t} ch^{/R} t^{C} i\right)$$

and time to change to 1/2 LSB (minimum sampling time) is:

$$t_{ch}$$
 (1/2 LSB) =  $R_t \times C_i \times ln(512)$ 

Where

Where

ln(512) = 6.238

Therefore, with the values given, the time for the analog input signal to settle is:

$$t_{ch} (1/2 LSB) = (R_s + 718 \Omega) \times 15 \, pF \times \ln(512)$$
 (4)

This time must be less than the converter sample time shown in the timing diagrams. Which is 6x SCLK.

$$t_{ch} (1/2 \text{ LSB}) \le 6x \ 1/f_{(SCLK)}$$
(5)

Therefore the maximum SCLK frequency is:

$$Max(f_{(SCLK)}) = 6/t_{ch} (1/2 LSB) = 6/(ln(512) \times R_t \times C_i)$$
(6)



(3)

## **TLV571** 2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER

SLAS239A - SEPTEMBER 1999 - REVISED FEBRUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, GND to V <sub>CC</sub>	–0.3 V to 6.5 V
Analog input voltage range	0.3 V to AV <sub>DD</sub> + 0.3 V
Reference input voltage range	AV <sub>DD</sub> + 0.3 V
Digital input voltage range	–0.3 V to DV <sub>DD</sub> + 0.3 V
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating free-air temperature range, T <sub>A</sub> ,	–40°C to 85°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

#### power supplies

	MIN	MAX	UNIT
Analog supply voltage, AV <sub>DD</sub>	2.7	5.5	V
Digital supply voltage, DV <sub>DD</sub>	2.7	5.5	V

NOTE 1: Abs  $(AV_{DD} - DV_{DD}) < 0.5 V$ 

#### analog inputs

	MIN	MAX	UNIT
Analog input voltage, AIN	AGND	VREFP	V

#### digital inputs

		MIN	NOM	MAX	UNIT
High-level input voltage, VIH	DV <sub>DD</sub> = 2.7 V to 5.5 V	2.1	2.4		V
Low level input voltage, VIL	DV <sub>DD</sub> = 2.7 V to 5.5 V			0.8	V
Input CLK frequency	$DV_{DD} = 4.5 V \text{ to } 5.5 V$			20	MHz
Input CLK frequency	$DV_{DD} = 2.7 V \text{ to } 3.3 V$			10	MHz
Dulas duration CLK high to service	$DV_{DD}$ = 4.5 V to 5.5 V, f <sub>CLK</sub> = 20 MHz	23			ns
Pulse duration, CLK high, $t_{W}(CLKH)$	$DV_{DD} = 2.7 V \text{ to } 3.3 V, f_{CLK} = 10 \text{ MHz}$	46			ns
Pulse duration, CLK low, tw(CLKL)	$DV_{DD}$ = 4.5 V to 5.5 V, f <sub>CLK</sub> = 20 MHz	23			ns
Puise duration, CER low, W(CERE)	$DV_{DD}$ = 2.7 V to 3.3 V, f <sub>CLK</sub> = 10 MHz	46			ns
Rise time, I/O and control, CLK, CS	50 pF output load	4			
Fall time, I/O and control, CLK, CS	50 pF output load	4			ns

#### reference specifications

	MIN	NOM MAX	UNIT		
	VREFP	$AV_{DD} = 3 V$	2	AV <sub>DD</sub>	V
	VINLIF	$AV_{DD} = 5 V$	2.5	AV <sub>DD</sub>	V
External reference voltage		$AV_{DD} = 3 V$	AGND	1	V
	VREFM	$AV_{DD} = 5 V$	AGND	2	V
	VREFP – VREFM		2	AV <sub>DD</sub> –AGND	V



# electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

#### digital specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic	inputs		-			
I <sub>IH</sub>	High-level input current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = DV_{DD}$	-1		1	μA
۱ <sub>IL</sub>	Low-level input current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = 0 V$	-1		1	μΑ
Ci	Input capacitance			10	15	pF
Logic	outputs					
VOH	High-level output voltage	$I_{OH}$ = 50 $\mu$ A to 0.5 mA	DV <sub>DD</sub> -0.4			V
VOL	Low-level output voltage	$I_{OL} = 50 \ \mu A$ to 0.5 mA			0.4	V
IOZ	High-impedance-state output current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = DV_{DD}$			1	μΑ
IOL	Low-impedance-state output current	$DV_{DD} = 5 V, DV_{DD} = 3 V, Input = 0 V$			-1	μΑ
Co	Output capacitance			5		pF
	Internal clock	3 V, AV <sub>DD</sub> = DV <sub>DD</sub>	9	10	11	MHz
	Internal clock	5 V, AV <sub>DD</sub> = DV <sub>DD</sub>	18	20	22	

#### dc specifications

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	Resolution				8		Bits	
Accu	racy							
	Integral nonlinearity, INL	Best fit			±0.3	±0.5	LSB	
	Differential nonlinearity, DNL					±0.3	±0.5	LSB
	Missing codes						0	
EO	Offset error					±0.15%	±0.3%	FSR
EG	Gain error				±0.2%	±0.4%	FSR	
Analo	og input							
Ci			AIN, $AV_{DD} = 3 V$ , $AV_{DD} = 5 V$			15		pF
UI	Input capacitance		MUX input, AVD		25		pF	
l <sub>lkg</sub>	Input leakage current		$V_{AIN} = 0$ to $AV_{D}$			±1	μA	
Volta	ge reference input							
r <sub>i</sub>	Input resistance				2			kΩ
Ci	Input capacitance					300		pF
Powe	r supply							
	Operating supply current, IDD + IREF		$AV_{DD} = DV_{DD} =$	= 3 V, f <sub>CLK</sub> = 10 MHz		4	5.5	mA
	Operating supply current, IDD + IREF		$AV_{DD} = DV_{DD} = 5 V$ , $f_{CLK} = 20 MHz$			7	8.5	mA
PD	Power dissipation		$AV_{DD}+DV_{DD} =$	3 V		12	17	mW
гD	rower dissipation		$AV_{DD}+DV_{DD} =$	5 V		35	43	mW
		Software		AV <sub>DD</sub> = 3 V		1	8	μA
	Supply current in power-down mode	Soliware	IDD + IREF	$AV_{DD} = 5 V$		2	10	μA
IPD	Supply current in power-down mode	Auto	1	$AV_{DD} = 3 V$		0.5	1	mA
			IDD + IREF	$AV_{DD} = 5 V$		0.5	1	mA



electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

### ac specifications, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

PARAMETER		Т	TEST CONDITIONS			MAX	UNIT
Signal to point ratio SND	Circulto aciae ratio CNID		f <sub>I</sub> = 100 kHz, f <sub>S</sub> = 1.25 MSPS, AV <sub>DD</sub> = 5 V		49		dB
Signal-to-noise ratio, SNR		80% of FS	$f_S = 625 \text{ KSPS}, \text{ AV}_{DD} = 3 \text{ V}$	47	49		dB
Signal-to-noise ratio + distori	ion SINAD	f <sub>l</sub> = 100 kHz,	$f_S = 1.25$ MSPS, $AV_{DD} = 5$ V	47	49		dB
	ION, SINAD	80% of FS	$f_S = 625 \text{ KSPS}, \text{ AV}_{DD} = 3 \text{ V}$	47	49		dB
Total barmania distortion, TH	Total harmonic distortion, THD		$f_S = 1.25$ MSPS, $AV_{DD} = 5$ V		-64	-52	dB
			$f_S = 625 \text{ KSPS}, \text{ AV}_{DD} = 3 \text{ V}$		-62	-52	dB
		fj = 100 kHz,	$f_S = 1.25$ MSPS, $AV_{DD} = 5$ V	7.5	7.9		Bits
	Effective number of bits, ENOB		$f_S = 625 \text{ KSPS}, \text{ AV}_{DD} = 3 \text{ V}$	7.5	7.9		Bits
Spurious free dynamic range			$f_S = 1.25$ MSPS, $AV_{DD} = 5$ V		-65	-51	dB
Spundus nee dynamic range	, SFDK	80% of FS	$f_S = 625 \text{ KSPS}, \text{ AV}_{DD} = 3 \text{ V}$		-64	-51	dB
Analog input							
Full-power bandwidth	–1 dB	Full-scale 0 dB	input sine wave	12	18		MHz
Full-power bandwidth	–3 dB	Full-scale 0 dB	input sine wave		30		MHz
Small signal bandwidth	–1 dB	-20 dB input si	–20 dB input sine wave		20		MHz
Smail-Signal Danowidth	Small-signal bandwidth -3 dB		–20 dB input sine wave		35		MHz
Sampling rate, fs	Complian rate (		to 5.5 V	0.0625		1.25	MSPS
Samping fale, is		AV <sub>DD</sub> = 2.7 V t	AV <sub>DD</sub> = 2.7 V to 3.3 V			0.625	MSPS




	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t (ou)	Input clock Cycle time	DV <sub>DD</sub> = 4.5 V to 5.5 V	50			ns
<sup>t</sup> c(CLK)		DV <sub>DD</sub> = 2.7 V to 3.3 V	100			ns
<sup>t</sup> (sample)	Reset and sampling time			6		SYSCLM Cycles
t <sub>c</sub>	Total conversion time			10		SYSCL Cycles
<sup>t</sup> wL(EOC)	Pulse width, end of conversion, EOC			10		SYSCLI Cycles
<sup>t</sup> wL(INT)	Pulse width, interrupt			1		SYSCLI Cycles
<sup>t</sup> (STARTOSC)	Start-up time, internal oscillator		100			ns
td(CSH_CSTARTL)	Delay time, CS high to CSTART low			10		ns
* /==: = ::::	Enchle time, data out	DV <sub>DD</sub> = 5 V at 50 pF		20		ns
<sup>t</sup> en(RDL_DAV)	Enable time, data out	DV <sub>DD</sub> = 3 V at 50 pF	40			ns
t	Disable time, data out	DV <sub>DD</sub> = 5 V at 50 pF		5		ns
<sup>t</sup> dis(RDH_DAV)	Disable time, data out	DV <sub>DD</sub> = 3 V at 50 pF		10		ns
<sup>t</sup> su(CSL_WRL)	Setup time, CS to WR		5			ns
<sup>t</sup> h(WRH_CSH)	Hold time, CS to WR		5			ns
<sup>t</sup> w(WR)	Pulse width, write		1			Clock Period
<sup>t</sup> w(RD)	Pulse width, read		1			Clock Period
<sup>t</sup> su(DAV_WRH)	Setup time, data valid to $\overline{WR}$		10			ns
<sup>t</sup> h(WRH_DAV)	Hold time, data valid to WR		5			ns
<sup>t</sup> su(CSL_RDL)	Setup time, CS to RD			5		ns
<sup>t</sup> h(RDH_CSH)	Hold time, CS to RD			5		ns
<sup>t</sup> h(WRL_EXTXLKH)	Hold time WR to clock high		5			ns
<sup>t</sup> h(RDL_EXTCLKH)	Hold time RD to clock high		5			ns
<sup>t</sup> h(CSTARTL_EXTCLKH)	Hold time CSTART to clock high		5			ns
<sup>t</sup> su(WRH_EXTCLKH)	Setup time WR high to clock high		5			ns
tsu(RDH_EXTCLKH)	Setup time RD high to clock high		5			ns
tsu(CSTARTH_EXTCLKH)	Setup time CSTART high to clock high		5			ns
td(EXTCLK_CSTARTL)	Delay time clock low to CSTART low		5			ns

#### timing requirements, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

NOTE: Specifications subject to change without notice. Data valid is denoted as DAV.




**TYPICAL CHARACTERISTICS** 





#### **TYPICAL CHARACTERISTICS**





## **TLV571** 2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER

SLAS239A - SEPTEMBER 1999 - REVISED FEBRUARY 2000

#### **TYPICAL CHARACTERISTICS**





Figure 17



#### **TYPICAL CHARACTERISTICS**





#### **TYPICAL CHARACTERISTICS**




Figure 21





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV571IDW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV571I	Samples
TLV571IPW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TY571	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

5-Jan-2022

#### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV571IDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLV571IPW	PW	TSSOP	24	60	530	10.2	3600	3.5


## **PW0024A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0024A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## PW0024A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated