- C-Stable Amplifiers Drive Any Capacitive Load
- High Speed
 - 165 MHz Bandwidth (-3 dB); C_L = 0 pF
 - 100 MHz Bandwidth (-3 dB); C_L = 100 pF
 - 35 MHz Bandwidth (-3 dB); $C_1 = 1000 pF$
 - 400 V/µs Slew Rate
- Unity Gain Stable
- High Output Drive, I_O = 100 mA (typ)
- Very Low Distortion
 - THD = –75 dBc (f = 1 MHz, R_L = 150 Ω)
 - THD = -89 dBc (f = 1 MHz, R_L = 1 k Ω)
- Wide Range of Power Supplies
 - V_{CC} = ± 5 V to ± 15 V
- Available in Standard SOIC or MSOP PowerPAD™ Package
- Evaluation Module Available


description

The THS4041 and THS4042 are single/dual, high-speed voltage feedback amplifiers capable of driving any capacitive load. This makes them ideal for a wide range of applications including driving video lines or buffering ADCs. The devices feature high 165-MHz bandwidth and 400-V/ μ sec slew rate. The THS4041/2 are stable at all gains for both inverting and noninverting configurations. For video applications, the THS4041/2 offer excellent video performance with 0.01% differential gain error and 0.01° differential phase error. These amplifiers can drive up to 100 mA into a 20- Ω load and operate off power supplies ranging from $\pm 5V$ to $\pm 15V$.

RELATED DEVICES


| | RELATED DEVICES | | | | | | | | | |
|-----------|---|--|--|--|--|--|--|--|--|--|
| DEVICE | DESCRIPTION | | | | | | | | | |
| THS4011/2 | 290-MHz Low Distortion High-Speed Amplifier | | | | | | | | | |
| THS4031/2 | 100-MHz Low Noise High-Speed Amplifier | | | | | | | | | |
| THS4081/2 | 175-MHz Low Power High-Speed Amplifiers | | | | | | | | | |

THS4041 D AND DGN PACKAGE (TOP VIEW)



NC - No internal connection


THS4042 D AND DGN PACKAGE (TOP VIEW)



Cross Section View Showing PowerPAD Option (DGN)

OUTPUT AMPLITUDE vs

FREQUENCY





CAUTION: The THS4041 and THS4042 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Insruments Incorporated.



SLOS237B- MAY 1999 - REVISED FEBRUARY 2000

AVAILABLE OPTIONS

| | | PACKAGEI | DEVICES | | |
|---------------|-----------------------|----------------------------------|---------------------------|----------------|----------------------|
| TA | NUMBER OF CHANNELS | PLASTIC SMALL OUTLINE† (D) | PLASTIC MSOP† (DGN) | MSOP SYMBOL | EVALUATION MODULE |
| 00C to 700C | 1 | THS4041CD | THS4041CDGN | ACO | THS4041EVM |
| 0°C to 70°C | 2 | THS4042CD | THS4042CDGN | ACC | THS4042EVM |
| 400C to 950C | 1 | THS4041D | THS4041IDGN | ACP | _ |
| -40°C to 85°C | 2 | THS4042ID | THS4042IDGN | ACD | _ |

[†] The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4041CDGNR).

functional block diagram




Figure 2. THS4041 - Single Channel




Figure 1. THS4042 - Dual Channel

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage, V _{CC} | | ±16.5 V |
|--|----------|------------------------------|
| | | ±V _{CC} |
| | | 150 mÅ |
| | | ±4 V |
| Continuous total power dissipation | | See Dissipation Rating Table |
| Maximum junction temperature, T _J | | 150°C |
| | | 0°C to 70°C |
| , | I-suffix | –40°C to 85°C |
| Storage temperature, T _{stg} | | –65°C to 150°C |
| | | 300°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLOS237B-MAY 1999 - REVISED FEBRUARY 2000

DISSIPATION RATING TABLE

| PACKAGE | θJA (°C/W) | (°C/W) | T _A = 25°C POWER RATING |
|------------------|---------------|--------|---------------------------------------|
| D | 167† | 38.3 | 740 mW |
| DGN [‡] | 58.4 | 4.7 | 2.14 W |

[†] This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC proposed High-K test PCB, the θ JA is 95°C/W with a power rating at TA = 25°C of 1.32 W.

recommended operating conditions

| | | MIN | NOM MAX | UNIT |
|---|---------------|------|---------|------|
| Supply voltage, V _{CC+} and V _{CC-} | Dual supply | ±4.5 | ±16 | ., |
| | Single supply | | 32 | V |
| Operating free-air temperature, T _A | C-suffix | 0 | 70 | |
| | I-suffix | -40 | 85 | °C |

electrical characteristics at T_A = 25°C, V_{CC} = ±15 V, R_L = 150 Ω (unless otherwise noted)

dynamic performance

| | PARAMETER | TES | T CONDITIONS† | | MIN TYP | MAX | UNIT | |
|----------------|--|------------------------------|-----------------------------|-----------|---------|-----|---------|--|
| | | $V_{CC} = \pm 15 \text{ V}$ | $R_f = 200 \Omega$ | Coin 4 | 165 | | NAL 1- | |
| | Dynamic performance small-signal bandwidth | $V_{CC} = \pm 5 \text{ V}$ | $R_f = 200 \Omega$ | Gain = 1 | 150 | | MHz | |
| | (-3 dB) | $V_{CC} = \pm 15 \text{ V}$ | $R_f = 1.3 \text{ k}\Omega$ | Coin 0 | 60 | | NAL I— | |
| DW. | | $V_{CC} = \pm 5 \text{ V}$ | $R_f = 1.3 \text{ k}\Omega$ | Gain = 2 | 60 | | MHz | |
| BW | Deadwidth for 0.4 dD flateres | $V_{CC} = \pm 15 \text{ V}$ | $R_f = 200 \Omega$ | 0-1- 4 | 45 | | N41.1- | |
| | Bandwidth for 0.1 dB flatness | $V_{CC} = \pm 5 \text{ V}$ | $R_f = 200 \Omega$ | Gain = 1 | 45 | | MHz | |
| | Full account to the S | $V_{O(pp)} = 20 \text{ V},$ | $V_{CC} = \pm 15 \text{ V}$ | | 6.3 | | N.41.1- | |
| | Full power bandwidth§ | $V_{O(pp)} = 5 V$, | $V_{CC} = \pm 5 \text{ V}$ | | 20 | | MHz | |
| 0.0 | 0 | $V_{CC} = \pm 15 \text{ V},$ | 20-V step, | Gain = 5 | 400 | | \// - | |
| SR | Slew rate‡ | $V_{CC} = \pm 5 \text{ V},$ | 5-V step, | Gain = −1 | 325 | | V/μs | |
| | Outlier than to 0.404 | $V_{CC} = \pm 15 \text{ V},$ | 5-V step | 0-1- 4 | 120 | | | |
| | Settling time to 0.1% | $V_{CC} = \pm 5 \text{ V},$ | 2-V step | Gain = -1 | 120 | | ns | |
| t _S | Outlier Courts Outle | $V_{CC} = \pm 15 \text{ V},$ | 5-V step | 0-1- | 250 | | ns | |
| | Settling time to 0.01% | $V_{CC} = \pm 5 \text{ V},$ | 2-V step | Gain = -1 | 280 | | | |

[†] Full range = 0° C to 70° C for C suffix and -40° C to 85° C for I suffix

[‡] This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in. PC. For further information, refer to *Application Information* section of this data sheet.

[‡] Slew rate is measured from an output level range of 25% to 75%.

[§] Full power bandwidth = slew rate / 2 π V_O(Peak).

THS4041, THS4042 165-MHz C-STABLE HIGH-SPEED AMPLIFIERS

SLOS237B-MAY 1999 - REVISED FEBRUARY 2000

electrical characteristics at T_A = 25°C, V_{CC} = \pm 15 V, R_L = 150 Ω (unless otherwise noted) (continued) noise/distortion performance

| | PARAMETER | TEST | CONDITIONS | | MIN TYP | MAX | UNIT | |
|-------|---|--|-----------------------------|-----------------------------|---------|-----|--------------------|--|
| | | | V 145.V | $R_L = 150 \Omega$ | -75 | ; | | |
| T. 15 | Total become to distantian | $V_{O(pp)} = 2 V$, f = 1 MHz, $Gain = 2$ | $V_{CC} = \pm 15 \text{ V}$ | $R_L = 1 \text{ k}\Omega$ | -89 |) | | |
| THD | Total harmonic distortion | f = 1 MHz, Gain = 2 | | $R_L = 150 \Omega$ | -75 | 5 | dBc | |
| | | | $V_{CC} = \pm 5 V$ | $R_L = 1 k\Omega$ | -86 | 6 | | |
| Vn | Input voltage noise | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ | f = 10 kHz | | 14 | ļ | nV/√ Hz | |
| In | Input current noise | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ | f = 10 kHz | | 0.0 |) | pA/√ Hz | |
| | Differential pain arms | Gain = 2, | NTSC, | $V_{CC} = \pm 15 \text{ V}$ | 0.01% |) | | |
| | Differential gain error | 40 IRE modulation, | ±100 IRE ramp | V _{CC} = ±5 V | 0.01% |) | | |
| | D'''ana at'al abasa ana | Gain = 2, | NTSC, | $V_{CC} = \pm 15 \text{ V}$ | 0.01 |) | | |
| | Differential phase error | 40 IRE modulation, | ±100 IRE ramp | $V_{CC} = \pm 5 \text{ V}$ | 0.02 | | | |
| | Channel-to-channel crosstalk (THS4042 only) | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ | f = 1 MHz | Gain = 2 | -64 | ļ | dB | |

[†] Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

dc performance

| | PARAMETER | TEST CONDITIONS† | | | TYP | MAX | UNIT |
|-----|------------------------|---|-----------------------------|----|-----|-----|-------|
| | | $V_{CC} = \pm 15 \text{ V}, \qquad V_{O} = \pm 10 \text{ V},$ | T _A = 25°C | 74 | 80 | | |
| | | R _L = 1 k Ω | T _A = full range | 69 | | | |
| | Open loop gain | $V_{CC} = \pm 5 \text{ V}, \qquad V_{O} = \pm 2.5 \text{ V},$ | T _A = 25°C | 69 | 76 | | dB |
| | | $R_L = 250 \Omega$ | T _A = full range | 66 | | | |
| ., | harred affect welliams | V 15V - 145V | T _A = 25°C | | 2.5 | 10 | >/ |
| Vos | Input offset voltage | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full range | | | 13 | mV |
| | Offset voltage drift | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full range | | 10 | | μV/°C |
| | Land black summer | V 15V - 145V | T _A = 25°C | | 2.5 | 6 | |
| lΒ | Input bias current | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full range | | | 8 | μΑ |
| | | | T _A = 25°C | | 35 | 250 | |
| los | Input offset current | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full range | | | 400 | nA |
| | Offset current drift | T _A = full range | | | 0.3 | | nA/°C |

[†] Full range = 0°C to 70°C for C suffix and –40°C to 85°C for I suffix

input characteristics

| | PARAMETER | TEST CONDITIONS† | | | MIN | TYP | MAX | UNIT |
|--------|-----------------------------------|------------------------------|-----------------------|-----------------------------|-------|-------|-----|------|
| V | Common mode insulturalitana nonna | $V_{CC} = \pm 15 \text{ V}$ | | | ±13.8 | ±14.3 | | V |
| VICR | Common-mode input voltage range | $V_{CC} = \pm 5 \text{ V}$ | | | ±3.8 | ±4.3 | | V |
| 01.100 | Common mode minetics matic | $V_{CC} = \pm 15 \text{ V},$ | $V_{ICR} = \pm 12 V$ | T. full names | 70 | 90 | | 10 |
| CMRR | Common mode rejection ratio | $V_{CC} = \pm 5 V$, | $V_{ICR} = \pm 2.5 V$ | T _A = full range | 80 | 100 | | dB |
| rį | Input resistance | | | | | 1 | | ΜΩ |
| Ci | Input capacitance | | _ | _ | | 1.5 | | pF |

[†] Full range = 0° C to 70° C for C suffix and -40° C to 85° C for I suffix



SLOS237B- MAY 1999 - REVISED FEBRUARY 2000

electrical characteristics at T_A = 25°C, V_{CC} = ± 15 V, R_L = 150 Ω (unless otherwise noted) (continued) output characteristics

| | PARAMETER | TEST CONDITIONS [†] | | | TYP | MAX | UNIT |
|------|-------------------------------------|------------------------------|--------------------|-------|-------|-----|------|
| | | V _{CC} = ±15 V | $R_L = 250 \Omega$ | ±11.5 | ±13 | | ٧ |
| \/ - | Outrot valtage suite | V _{CC} = ±5 V | $R_L = 150 \Omega$ | ±3.2 | ±3.5 | | V |
| VO | V _O Output voltage swing | V _{CC} = ±15 V | D 410 | ±13 | ±13.6 | | |
| | | V _{CC} = ±5 V | $R_L = 1 k\Omega$ | ±3.5 | ±3.8 | | V |
| | | V _{CC} = ±15 V | D 000 | 80 | 100 | | |
| Ю | Output current [‡] | V _{CC} = ±5 V | $R_L = 20 \Omega$ | 50 | 65 | | mA |
| Isc | Short-circuit current [‡] | V _{CC} = ±15 V | | | 150 | | mA |
| RO | Output resistance | Open loop | | | 13 | | Ω |


[†] Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

power supply

| | PARAMETER | TEST CONDITIO | TEST CONDITIONS† | | | MAX | UNIT |
|------|--------------------------------|---|-----------------------------|------|----|-------|------|
| V | 0 | Dual supply | | ±4.5 | | ±16.5 | ., |
| VCC | Supply voltage operating range | Single supply | | 9 | | 33 | V |
| | | | | | 8 | 9.5 | |
| l | 0 1 (/ 155) | $V_{CC} = \pm 15 \text{ V}$ | T _A = full range | | | 11 | |
| ICC | Supply current (per amplifier) | T _A = | T _A = 25°C | | 7 | 8.5 | mA |
| | | $V_{CC} = \pm 5 \text{ V}$ | T _A = full range | | | 10 | |
| DODD | Barrar and a start and a set | .,, | T _A = 25°C | 75 | 84 | | .ID |
| PSRR | Power supply rejection ratio | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full range | 70 | | | dB |

[†] Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

[‡] Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.





100k

100k

f – Frequency – Hz

Figure 9


f - Frequency - Hz

Figure 10


100k

f - Frequency - Hz


Figure 11

























20-VOLT STEP RESPONSE



5-V STEP RESPONSE




Figure 61

theory of operation

The THS404x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_{TS} of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 62.




Figure 62. THS4041 Simplified Schematic

noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ration (SNR) is very important. The noise model for the THS404x is shown in Figure 63. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/ $\sqrt{\text{Hz}}$)
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)



noise calculations and noise figure (continued)




Figure 63. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)}}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$

T = Temperature in degrees Kelvin (273 $+^{\circ}$ C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_{V}) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).

noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log \left[\frac{e_{ni}^2}{\left(e_{Rs}\right)^2} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

Figure 64 shows the noise figure graph for the THS404x.




Figure 64. Noise Figure vs Source Resistance

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS404x has been internally compensated to maximize its bandwidth and slew rate performance. Typically when the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin, leading to high frequency ringing or oscillations. However, the THS404x has added internal circuitry that senses a capacitive load and adds extra compensation to the internal dominant pole. As the capacitive load increases, the amplifier remains stable. But, it is not uncommon to see a small amount of peaking in the frequency response. There are typically two ways to compensate for this. The first is to simply increase the gain of the amplifier. This helps by increasing the phase margin to keep peaking minimized. The second is to place an isolation resistor in series with the output of the amplifier, as shown in Figure 65. A minimum value of 20Ω should work well for most applications. For example, in $75-\Omega$ transmission systems, setting the series resistor value to 75Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end. For more information about driving capacitive loads, refer to the *Output Resistance and Capacitance* section of the *Parasitic Capacitance in Op Amp Circuits Application Report* (literature number: SLOA013).




Figure 65. Driving a Capacitive Load for Extra Stability

offset nulling

The THS404x has very low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided on the THS4041. The input offset can be adjusted by placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply. This is shown in Figure 66.




Figure 66. Offset Nulling Schematic



offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 67. Output Offset Voltage Model

optimizing unity gain response

Internal frequency compensation of the THS404x was selected to provide very wideband performance yet still maintain stability when operated in a noninverting unity gain configuration. When amplifiers are compensated in this manner there is usually peaking in the closed loop response and some ringing in the step response for very fast input edges, depending upon the application. This is because a minimum phase margin is maintained for the G=+1 configuration. For optimum settling time and minimum ringing, a feedback resistor of 200 Ω should be used as shown in Figure 68. Additional capacitance can also be used in parallel with the feedback resistance if even finer optimization is required.




Figure 68. Noninverting, Unity Gain Schematic

SLOS237B-MAY 1999 - REVISED FEBRUARY 2000

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high frequency performance of the THS404x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS404x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.

general PowerPAD design considerations


The THS404x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 69(a) and Figure 69(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 69(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



general PowerPAD design considerations (continued)



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 69. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 70. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 70. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS404xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS404xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS404xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



general PowerPAD design considerations (continued)

The actual thermal performance achieved with the THS404xDGN in its PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches \times 3 inches, then the expected thermal coefficient, θ_{JA} , is about 58.4°C/W. For comparison, the non-PowerPAD version of the THS404x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 71 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

 P_D = Maximum power dissipation of THS404x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case (°C/W)

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and PCB size = $3"\times 3"$


Figure 71. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



general PowerPAD design considerations (continued)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially mutiamplifier devices, Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 72 to Figure 75 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using $V_{CC} = \pm 5$ V, there is generally not a heat problem, even with SOIC packages. But, when using V_{CC} $=\pm15$ V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4042), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier's outputs are identical.




200 V_{CC} = ±5 V **Maximum Output** T_j = 150°C **Current Limit Line** | O |- Maximum RMS Output Current - mA 180 $T_A = 50^{\circ}C$ 160 140 **Package With** 120 θ_{JA} < = 120°C/W 100 SO-8 Package 80 θ**JA = 167°C/W Low-K Test PCB** 60 40 Safe Operating 20 Area 0 0 2 3 4 5 | VO | - RMS Output Voltage - V Figure 72

THS4041

MAXIMUM RMS OUTPUT CURRENT

vs

RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS




general PowerPAD design considerations (continued)

THS4042

MAXIMUM RMS OUTPUT CURRENT


vs

RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS



THS4042
MAXIMUM RMS OUTPUT CURRENT

RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS





evaluation board

An evaluation board is available for the THS4041 (literature number SLOP219) and THS4042 (literature number SLOP233). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 76. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the *THS4041 EVM User's Guide* or the *THS4042 EVM User's Guide*. To order the evaluation board, contact your local TI sales office or distributor.




Figure 76. THS4041 Evaluation Board

www.ti.com 10-Oct-2023

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| THS4041CD | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 4041C | Samples |
| THS4041CDGNR | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ACO | Samples |
| THS4041CDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 4041C | Samples |
| THS4041ID | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 40411 | Samples |
| THS4041IDGNR | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ACP | Samples |
| THS4042CD | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 4042C | Samples |
| THS4042CDG4 | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 4042C | Samples |
| THS4042CDGN | ACTIVE | HVSSOP | DGN | 8 | 80 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | ACC | Samples |
| THS4042CDGNR | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | ACC | Samples |
| THS4042ID | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 40421 | Samples |
| THS4042IDGN | ACTIVE | HVSSOP | DGN | 8 | 80 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | ACD | Samples |
| THS4042IDGNR | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | ACD | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Oct-2023

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4041:

Automotive: THS4041-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| THS4041CDGNR | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| THS4041CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| THS4041IDGNR | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| THS4042CDGNR | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| THS4042IDGNR | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |

www.ti.com 5-Jan-2022



*All dimensions are nominal

| 7 til diffictiolofio are floriffiai | | | | | | | |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| THS4041CDGNR | HVSSOP | DGN | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| THS4041CDR | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |
| THS4041IDGNR | HVSSOP | DGN | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| THS4042CDGNR | HVSSOP | DGN | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| THS4042IDGNR | HVSSOP | DGN | 8 | 2500 | 358.0 | 335.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| THS4041CD | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS4041ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS4042CD | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS4042CDG4 | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS4042ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |

3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated