

# 8430211-01

DATA SHEET


## **General Description**

The 843021I-01 is a Gigabit Ethernet Clock Generator. The 843021I-01 uses a 25MHz crystal to synthesize 125MHz. The 843021I-01 has excellent phase jitter performance, over the 1.875MHz – 20MHz integration range. The 843021I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

## Features

- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequency range: 125MHz, using a 25MHz crystal
- VCO range: 490MHz 640MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.41ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **Block Diagram**



# **Pin Assignment**

Vcc	1	8  Q
XTAL_OUT	2	7  nQ
XTAL_IN	3	6  Vcc
VEE	4	5  OE
•		

843021I-01 8 Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

Number	Name	Ту	ре	Description
1, 6	V <sub>CC</sub>	Power		Power supply pins.
2, 3	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V <sub>EE</sub>	Power		Negative supply pin.
5	OE	Input	Pullup	Active high output enable. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and are in a high impedance state. LVCMOS/LVTTL interface levels.
7, 8	nQ, Q	Output		Differential output pair. LVPECL interface levels.

## Table 1. Pin Descriptions

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub>	
Continuos Current	50mA
Surge Current	100mA
Package Thermal Impedance, $\theta_{JA}$	129.5°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				64	mA

#### Table 3B. Power Supply DC Characteristics, $V_{CC} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				62	mA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	$V_{CC} = 3.3V$	2		V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.5V	1.7		V <sub>CC</sub> + 0.3	V
	Input Low Voltage	V <sub>CC</sub> = 3.3V	-0.3		0.8	V
V <sub>IL</sub>		V <sub>CC</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	$V_{CC} = V_{IN} = 3.465 \text{ or } 2.625 \text{V}$			5	μA
I <sub>IL</sub>	Input Low Current	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μA

### Table 3C. LVCMOS/LVTTL DC Characteristics, V<sub>CC</sub> = $3.3V \pm 5\%$ or $2.5V \pm 5\%$ , V<sub>EE</sub> = 0V, T<sub>A</sub> = 0°C to 70°C

## Table 3D. LVPECL DC Characteristics, $V_{CC}$ = 3.3V $\pm$ 5%, $V_{EE}$ = 0V, $T_{A}$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with 50  $\Omega$  to V\_CC – 2V.

#### Table 3E. LVPECL DC Characteristics, $V_{CC} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs termination with 50  $\Omega$  to V<sub>CC</sub> – 2V.

#### Table 4. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation					
Frequency; NOTE 1			25		MHz
Equivalent Series Resistance (ESR)				90	Ω
Shunt Capacitance				7	pF
Drive Level				300	μW

# **AC Electrical Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		122.5	125	160	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter, Random; NOTE 1	125MHz, ( Integration Range: 1.875MHz – 20MHz)		0.41		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle		49		51	%

Table 5A. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{FF} = 0V$ ,  $T_{A} = -40^{\circ}C$  to  $85^{\circ}C$ 

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions


NOTE 1: Please refer to Phase Noise Plot.

#### Table 5B. AC Characteristics, $V_{CC} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		122.5	125	160	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter, Random; NOTE 1	125MHz, ( Integration Range: 1.875MHz – 20MHz)		0.42		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle		49		51	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions

NOTE 1: Please refer to Phase Noise Plot.




# Typical Phase Noise at 125MHz (3.3V or 2.5V)


# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




**RMS Phase Jitter** 



Output Duty Cycle/Pulse Width/Period



2.5V LVPECL Output Load AC Test Circuit



**Output Rise/Fall Time** 

# **Applications Information**

### **Crystal Input Interface**

The 843021I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 1. Crystal Input Interface

### **Overdriving the XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 3A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3B. 3.3V LVPECL Output Termination

### **Termination for 2.5V LVPECL Outputs**

Figure 4A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>CC</sub> – 2V. For V<sub>CC</sub>= 2.5V, the V<sub>CC</sub>– 2V is very close to




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4C. 2.5V LVPECL Driver Termination Example

ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




Figure 4B. 2.5V LVPECL Driver Termination Example

# Schematic Example

Figure 5 shows an example of 8430211-01 application schematic. In this example, the device is operated at V<sub>CC</sub>= 3.3V. The decoupling capacitor should be located as close as possible to the power pin. The input is driven by a 25MHz quartz crystal. For the LVPECL output

drivers, only two termination examples are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




Figure 5. 843021I-01 Schematic Example

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 843021I-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843021I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 64mA = 221.76mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power\_MAX (3.465V, with all outputs switching) = 221.76mW + 30mW = 251.76mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.252W * 90.5^{\circ}C/W = 117.6^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{JA}$ for 8 Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W	

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 6*.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$ ( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = 1.7V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $\begin{array}{l} \mathsf{Pd}_{-}\mathsf{H} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = 19.8\mathsf{mW} \end{array}$ 

 $\begin{array}{l} \mathsf{Pd}_{\mathsf{L}} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = 10.2\mathsf{mW} \end{array}$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 30mW$ 

# **Reliability Information**

### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 8 Lead TSSOP


$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W	

## **Transistor Count**

The transistor count for 843021I-01 is: 1765

# Package Outline and Package Dimensions

#### Package Outline - G Suffix for 8 Lead TSSOP



#### Table 8. Package Dimensions

All Dimensions in Millimeters			
Symbol	Minimum	Maximum	
N	8		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
C	0.09	0.20	
D	2.90	3.10	
E	6.40 Basic		
E1	4.30	4.50	
е	0.65 Basic		
L	0.45	0.75	
α	0°	<b>8</b> °	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

#### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843021AGI-01LF	AI01L	"Lead-Free" 8 Lead TSSOP	Tube	-40°C to 85°C
843021AGI-01LFT	Al01L	"Lead-Free" 8 Lead TSSOP	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Rev	Table	Page	Description of Change	Date
А	Т9	14	Ordering Information Table - corrected "Temperature" column.	5/14/08
А	T1	2	Pin Description Table - corrected typo in V <sub>CC</sub> row, pins 1, 6 instead of 1, 8.	11/10/08
A	T3D - T3E	3 7	LVPECL DC Characteristics Tables - corrected V <sub>OH</sub> /V <sub>OL</sub> parameters from "Current" to "Voltage" and units from "uA" to "V". Updated "Overdriving the Crystal Interface" section. Updated header/footer.	10/15/10
А	Т9	14	Ordering Information - removed leaded devices.	9/25/15

# **Revision History Sheet**



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

## Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.