# **Octal Bus Buffer**

## Inverting

The MC74VHC540 is an advanced high speed CMOS inverting octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHC540 features inputs and outputs on opposite sides of the package and two AND-ed active-low output enables. When either  $\overline{OE1}$  or  $\overline{OE2}$  are high, the terminal outputs are in the high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

#### Features

- High Speed:  $t_{PD} = 3.7 \text{ ns} (Typ)$  at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4.0 \ \mu A$  (Max) at  $T_A = 25^{\circ}C$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise:  $V_{OLP} = 1.2 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 124 FETs or 31 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant






Figure 1. Logic Diagram




### **ON Semiconductor®**

http://onsemi.com







#### **PIN ASSIGNMENT**

OE1	1•	20	□ v <sub>cc</sub>
A1 [	2	19	0E2
A2 [	3	18	] <u>71</u>
A3 [	4	17	] <u>72</u>
A4 [	5	16	] <u>73</u>
A5 [	6	15	] <u>74</u>
A6 [	7	14	] <u>Y5</u>
A7 [	8	13	] <u>76</u>
A8 [	9	12	] <u>7</u> 7
GND [	10	11	] <u>78</u>

#### FUNCTION TABLE

	Inputs	Output Y			
OE1	OE2	Α			
L	L	L	н		
L	L	н	L		
Н	X	Х	Z		
Х	н	Х	Z		

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### MAXIMUM RATINGS\*

Symbol	Parameter		Value	Unit	
V <sub>CC</sub>	DC Supply Voltage	DC Supply Voltage			
V <sub>in</sub>	DC Input Voltage	DC Input Voltage			
V <sub>out</sub>	DC Output Voltage	$-0.5$ to V_{CC} + 0.5	V		
I <sub>IK</sub>	Input Diode Current	- 20	mA		
I <sub>ОК</sub>	Output Diode Current		±20	mA	
I <sub>out</sub>	DC Output Current, per Pin		± 25	mA	
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GNE	) Pins	± 75	mA	
P <sub>D</sub>	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW	
T <sub>stg</sub>	Storage Temperature		– 65 to + 150	°C	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

\* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

†Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	DC Supply Voltage			5.5	V
V <sub>in</sub>	DC Input Voltage			5.5	V
Vout	DC Output Voltage			V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types			+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$	0 0	100 20	ns/V

#### DC ELECTRICAL CHARACTERISTICS

			Vcc		T <sub>A</sub> = 25°C		T <sub>A</sub> = − 55 to 125°C		
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High–Level Input Voltage		2.0 3.0 to 5.5	1.50 V <sub>CC</sub> x 0.7			1.50 V <sub>CC</sub> x 0.7		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V <sub>CC</sub> x 0.3		0.50 V <sub>CC</sub> x 0.3	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = - 4mA$ $I_{OH} = - 8mA$	3.0 4.5	2.58 3.94			2.48 3.80		
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4mA$ $I_{OL} = 8mA$	3.0 4.5			0.36 0.36		0.44 0.44	

#### DC ELECTRICAL CHARACTERISTICS

								T <sub>A</sub> = 25°C		T <sub>A</sub> = - 55	to 125°C	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Min	Тур	Max	Min	Мах	Unit			
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = 5.5V or GND	0 to 5.5			±0.1		± 1.0	μA			
I <sub>OZ</sub>	Maximum Three-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	5.5			±0.25		± 2.5	μA			
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	5.5			4.0		40.0	μA			

#### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)

					T <sub>A</sub> = 25°C		T <sub>A</sub> = - 55	i to 125°C	
Symbol	Parameter	Test Conditions		Min Typ		Мах	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, A to $\overline{Y}$	$V_{CC}=3.3\pm0.3V$	$C_L = 15pF$ $C_L = 50pF$		4.8 7.3	7.0 10.5	1.0 1.0	8.5 12.0	ns
	(Figures 1 and 3)	$V_{CC}=5.0\pm0.5V$	C <sub>L</sub> = 15pF C <sub>L</sub> = 50pF		3.7 5.2	5.0 7.0	1.0 1.0	6.0 8.0	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time, OEn to Y	$V_{CC} = 3.3 \pm 0.3 V$ $R_L = 1 k \Omega$	C <sub>L</sub> = 15pF C <sub>L</sub> = 50pF		6.8 9.3	10.5 14.0	1.0 1.0	12.5 16.0	ns
	(Figures 2 and 4)	$V_{CC} = 5.0 \pm 0.5 V$ $R_L = 1 k \Omega$	C <sub>L</sub> = 15pF C <sub>L</sub> = 50pF		4.7 6.2	7.2 9.2	1.0 1.0	8.5 10.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time, $\overline{OEn}$ to $\overline{Y}$ (Figures 2 and 4)	$V_{CC} = 3.3 \pm 0.3 V$ $R_L = 1 k \Omega$	C <sub>L</sub> = 50pF		11.2	15.4	1.0	17.5	ns
		$V_{CC} = 5.0 \pm 0.5 V$ $R_L = 1 k \Omega$	C <sub>L</sub> = 50pF		6.0	8.8	1.0	10.0	
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew	$\begin{array}{l} V_{CC} = 3.3 \pm 0.3 V \\ (\text{Note 1}) \end{array}$	C <sub>L</sub> = 50pF			1.5			ns
		$V_{CC} = 5.0 \pm 0.5 V$ (Note 1)	C <sub>L</sub> = 50pF			1.0			ns
C <sub>in</sub>	Maximum Input Capacitance				4	10		10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High Impedance State)				6				pF


		Typical @ 25°C, V <sub>CC</sub> = 5.0V	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)	17	pF

Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|.
C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/8 (per bit). C<sub>PD</sub> is used to determine the no-load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

		T <sub>A</sub> = 25°C		
Symbol	Parameter	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.9	1.2	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	- 0.9	- 1.2	V
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		3.5	V
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage		1.5	V


#### **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0ns$ , $C_L = 50pF$ , $V_{CC} = 5.0V$ )

#### SWITCHING WAVEFORMS





**TEST CIRCUITS** 




\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance

Figure 5.


### INPUT EQUIVALENT CIRCUIT



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74VHC540DWR2G	SOIC-20 (Pb-Free)	1000 Units / Tape & Reel
MC74VHC540DTR2G	TSSOP-20 (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



SOIC-20 WB CASE 751D-05

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DATE 22 APR 2015

DUSEM

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MIN MAX				
Α	2.35	2.65				
A1	0.10	0.25				
b	0.35	0.49				
C	0.23	0.32				
D	12.65	12.95				
E	7.40	7.60				
е	1.27	BSC				
н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
θ	0 °	7 °				

GENERIC **MARKING DIAGRAM\*** 




- = Work Week
- = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-20 WB PAGE 1 OF 1						
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> making ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular			





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales