



High Temperature Hex Half-bridge Driver with Serial Input Control

DATASHEET

Features

- Six half-bridge outputs formed by six high-side and six low-side drivers
- Capable of switching all kinds of loads (such as DC motors, bulbs, resistors, capacitors and inductors)
- R_{DSon} typically 1.0Ω at 25°C, maximum 2.2Ω at 200°C
- Up to 650-mA output current
- Very low quiescent current I_S < 20μA in Standby Mode
- Outputs short-circuit protected
- Overtemperature prewarning and protection
- Undervoltage protection
- Various diagnosis functions such as shorted output, open load, overtemperature and power supply fail
- Serial data interface
- Operation voltage up to 40V
- Daisy chaining possible
- Serial interface 5V compatible, up to 2MHz clock frequency
- QFN24 package

1. Description

The Atmel® ATA6837 is designed for high-temperature applications. In mechatronic solutions, for example, turbo charger or exhaust gas recirculation systems, many flaps have to be controlled by DC motor driver ICs which are located very close to the hot engine or actuator and where ambient temperatures up to 150°C are usual. Due to the advantages of SOI technology, junction temperatures up to 200°C are allowed. This enables new cost-effective board design possibilities to achieve complex mechatronic solutions.


The Atmel ATA6837 is a fully protected hex half-bridge driver, used to control up to 6 different loads by a microcontroller in automotive and industrial applications.

Each of the six high-side and six low-side drivers is capable of driving currents up to 650mA. The drivers are internally connected to form 6 half-bridges and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads, such as bulbs, resistors, capacitors and inductors, can be combined. The IC especially supports the application of H-bridges to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature and undervoltage. Various diagnosis functions and a very low quiescent current in standby mode make a wide range of applications possible.

Automotive qualification referring to conducted interferences, EMC protection and ESD protection gives added value and enhanced quality for the exacting requirements of automotive applications.


Figure 1-1. Block Diagram QFN24





2. Pin Configuration

Figure 2-1. Pinning QFN 24, 5×5 , 0.65mm Pitch



Note: YWW Date code (Y = Year above 2000, WW = week number)

ATAxyz Product name ZZZZZ Wafer lot number

AL Assembly sub-lot number

Table 2-1. Pin Description QFN24

		. 4. 1
Pin	Symbol	Function
1 Ol	UT4 SENSE	Only for testability in final test
2	OUT4	Half-bridge output 4; formed by internally connected power MOS high-side switch 4 and low-side switch 4 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load
3	VS	Power supply output stages HS4, HS5 and HS6
4	VS	Power supply output stages HS1, HS2 and HS3
5	OUT3	Output 3; see pin 1
6 OL	UT3 SENSE	Only for testability in final test
7	NC	Internal bond to GND
8	OUT2	Output 2; see pin 1
9 OL	UT2 SENSE	Only for testability in final test
10 Ol	UT1 SENSE	Only for testability in final test
11	OUT1	Output 1; see pin 1
12	INH	Inhibit input; 5V logic input with internal pull down; low = standby, high = normal operation
13	DO	Serial data output; 5V CMOS logic level tri-state output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first). Output will remain tri-stated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only
14	VCC	Logic supply voltage (5V)
15	NC	Internal bond to GND
16 G	ND SENSE	Ground; reference potential; internal connection to the lead frame; cooling tab



Table 2-1. Pin Description QFN24 (Continued)

Pin	Symbol	Function
17	CS	Chip select input; 5V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled
18	CLK	Serial clock input; 5V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register ($f_{max} = 2MHz$)
19	DI	Serial data input; 5V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first
20	OUT6	Output 6; see pin 1
21	OUT6 SENSE	Only for testability in final test
22	OUT5 SENSE	Only for testability in final test
23	OUT5	Output 5; see pin 1
24	NC	Internal bond to GND



3. Functional Description

3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in a tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

Figure 3-1. Data Transfer Input Data Protocol




Table 3-1. Input Data Protocol

	input Buta i rotocoi	
Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	LS4	See LS1
8	HS4	See HS1
9	LS5	See LS1
10	HS5	See HS1
11	LS6	See LS1
12	HS6	See HS1
13	OLD	Open load detection (low = on)
14	SCT	Programmable time delay for short circuit (shutdown delay high/low = 12ms/1.5ms)
15	SI	Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered)



Table 3-2. Output Data Protocol

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning (overtemperature shutdown see remark below)
1	Status LS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
2	Status HS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	Status LS4	Description see LS1
8	Status HS4	Description see HS1
9	Status LS5	Description see LS1
10	Status HS5	Description see HS1
11	Status LS6	Description see LS1
12	Status HS6	Description see HS1
13	SCD	Short circuit detected: set high, when at least one output is switched off by a short circuit condition
14	INH	Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin INH). High = standby, low = normal operation
15	PSF	Power supply fail: undervoltage at pin VS detected
Note:	Bit 0 to 15 = high: overter	nperature shutdown

Table 3-3. Status of the Input Register After Power on Reset

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(SI)	(SCT)	(OLD)	(HS6)	(LS6)	(HS5)	(LS5)	(HS4)	(LS4)	(HS3)	(LS3)	(HS2)	(LS2)	(HS1)	(LS1)	(SRR)
Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L



3.2 Power-supply Fail

In case of undervoltage at pin VS, an internal timer is started. When during a permanent undervoltage the delay time (t_{dUV}) is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

3.3 Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current I_{HS1-6} , I_{LS1-6}). If $V_{VS} - V_{HS1-6}$ or V_{LS1-6} is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open load function for this output.

3.4 Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, T_{jPW} set, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, T_{jPW} reset, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of the input and output registers.

If the junction temperature exceeds the thermal shutdown threshold, $T_{j \text{ switch off}}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text{ switch on}}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

3.5 Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the overcurrent limitation and shutdown threshold (I_{HS1-6} , I_{LS1-6}) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time (t_{dSd}) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the short-circuit detection bit (SCD) is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled after t_{dSd} and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

3.6 Inhibit

There are two ways to inhibit the Atmel® ATA6837:

- Set bit SI in the input register to 0
- Switch pin INH to 0V

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit SI = 1 (when INH = VCC) or by pin INH switched back to VCC (when SI = 1).



4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

All values refer to GND pins.

Parameters	Pin	Symbol	Value	Unit
Supply voltage	3, 4	V _{VS}	-0.3 to +40	V
Supply voltage t < 0.5s; I _S > –2A	3, 4	V_{VS}	–1	V
Supply voltage difference $\mid V_{S_pin3} - V_{S_pin4} \mid$	3, 4	ΔV_{VS}	150	mV
Logic supply voltage	14	V_{VCC}	-0.3 to +7	V
Logic input voltage	17 - 19	$V_{DI,}V_{CLK,}V_{CS}$	–0.3 to V_{VCC} +0.3	V
Logic output voltage	13	V_{DO}	-0.3 to V_{VCC} +0.3	V
Input current	12, 17 - 19	$I_{INH,}I_{DI,}I_{CLK,}I_{CS}$	-10 to +10	mA
Output current	13	I _{DO}	-10 to +10	mA
Output current	2, 5, 8, 11, 20, 23	I _{OUT1} to I _{OUT6}	Internally limited, see "Output Specification" in Section 7. on page 9	
Junction temperature range		T _j	-40 to +200	°C
Storage temperature range		T _{STG}	-55 to +200	°C
Ambient temperature range		T _a	-40 to +150	°C

5. Thermal Resistance

Table 5-1. QFN24: Depends on the PCB-board

Parameter	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Junction pin		16	R_{thJP}			< 5	K/W
Junction ambient			R_{thJA}			35	K/W

6. Operating Range

Parameter	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Supply voltage		3, 4	V _{VS}	V _{UV} ⁽¹⁾		40	V
Logic supply voltage		14	V_{VCC}	4.75		5.25	V
Logic input voltage		12, 17 - 19	$\begin{matrix} V_{\text{INH,}} V_{\text{DI,}} V_{\text{CLK,}} \\ V_{\text{CS}} \end{matrix}$	-0.3		V_{VCC}	V
Serial interface clock frequency			f _{CLK}			2	MHz
Junction temperature range			T_j	-40		+200	°C



7. Electrical Characteristics

 $7.5\text{V} < \text{V}_{\text{S}} < 40\text{V}$; $4.75\text{V} < \text{V}_{\text{CC}} < 5.25\text{V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 200^{\circ}\text{C}$, $\text{T}_{a} \le 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

pins.									
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	Current Consumption								
1.1	Total quiescent current (V _S and all outputs to VS)	$\begin{split} &V_S=33V\\ &V_{CC}=0V \text{ or }\\ &V_{CC}=5V, \text{ bit SI}=\text{low or }\\ &V_{CC}=5V, \text{ pin INH}=\text{low }\\ &\text{Output pins to VS and }\\ &\text{GND} \end{split}$	3, 4	I _{VS}			20	μА	Α
1.2	Quiescent current (VCC)	$4.75V < V_{VCC} < 5.25V$, INH or bit SI = low	14	I _{vcc}			40	μΑ	Α
1.3	Supply current (VS)	V _{VS} < 28V normal operation, all output stages off	3, 4	I _{VS}		0.8	1.2	mA	Α
1.4	Supply current (VS)	V _{VS} < 28V normal operation, all output low stages on, no load	3, 4	I _{VS}			10	mA	Α
1.5	Supply current (VS)	V _{VS} < 28V normal operation, all output high stages on, no load	3, 4	I _{VS}			16	mA	Α
1.6	Supply current (VCC)	$4.75V < V_{VCC} < 5.25V$, normal operation	14	I _{vcc}			200	μΑ	Α
1.7	Discharge current (VS)	V_{VS} = 40V, INH = low	3, 4	I _{VS}			5	mA	Α
2	Internal Oscillator Freque	ency							
2.1	Frequency (time base for delay timers)			f _{OSC}	19		45	kHz	Α
3	Undervoltage Detection,	Power-on Reset							
3.1	Power-on reset threshold		14	V _{VCC}	2.3	2.7	3.0	V	Α
3.2	Power-on reset delay time	After switching on V _{VCC}		t_{dPor}	20	95	180	μs	Α
3.3	Undervoltage detection threshold		14	V _{UV}	5.5		7.0	٧	Α
3.4	Undervoltage detection hysteresis		14	ΔV_{UV}		0.4		V	Α
3.5	Undervoltage detection delay			t_{dUV}	7		21	ms	Α
4	Thermal Prewarning and	Shutdown							
4.1	Thermal prewarning			T _{jPWset}	170	195	220	°C	В
4.2	Thermal prewarning			T _{jPWreset}	155	180	205	°C	В
4.3	Thermal prewarning hysteresis			T_{jPW}		15		K	С
4.4	Thermal shutdown			T _{j switch off}	200	225	250	°C	В
4.5	Thermal shutdown			T _{j switch on}	185	210	235	°C	В

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms.



7. Electrical Characteristics (Continued)

 $7.5\text{V} < \text{V}_{\text{S}} < 40\text{V}$; $4.75\text{V} < \text{V}_{\text{CC}} < 5.25\text{V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 200^{\circ}\text{C}$, $\text{T}_{a} \le 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

piris.									
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
4.6	Thermal shutdown hysteresis			$T_{j\;switch\;off}$		15		K	С
4.7	Ratio thermal shutdown/thermal prewarning			T _{j switch off/} TjPW set	1.05	1.2			С
4.8	Ratio thermal shutdown/thermal prewarning			T _{j switch on/} T _{jPW reset}	1.05	1.2			С
5	Output Specification (LS1	-LS6, HS1-HS6) 7.5V < \	V _{VS} < 40V						
5.1	On resistance	I _{Out} = 600mA	2, 5, 8, 11, 20, 23	R _{DS OnL}			2.2	Ω	Α
5.2	On resistance	I _{Out} = -600mA	2, 5, 8, 11, 20, 23	R _{DS OnH}			2.2	Ω	А
5.3	High-side output leakage current (total quiescent current see 1.1)	V _{Out1-6} = 0V all output stages off	2, 5, 8, 11, 20, 23	I _{Out1-6}	-60			μΑ	Α
5.4	Low-side output leakage current (total quiescent current see 1.1)	V _{Out1-6} = VS all output stages off	2, 5, 8, 11, 20, 23	I _{Out1-6}			250	μΑ	Α
5.5	Inductive shutdown energy		2, 5, 8, 11, 20, 23	W_{outx}			15	mJ	D
5.6	Overcurrent limitation and shutdown threshold	V _{VS} ≤13V	2, 5, 8, 11, 20, 23	I _{LS1-6}	650	950	1400	mA	Α
5.7	Overcurrent limitation and shutdown threshold	V _{VS} ≤13V	2, 5, 8, 11, 20, 23	I _{HS1-6}	-1400	-950	-650	mA	Α
5.8	Overcurrent limitation and shutdown threshold	20V < V _{VS} < 40V	2, 5, 8, 11, 20, 23	I _{LS1-6}	650	950	1600	mA	С
5.9	Overcurrent limitation and shutdown threshold	20V < V _{VS} < 40V	2, 5, 8, 11, 20, 23	I _{HS1-6}	-1600	- 950	-650	mA	С
5.10	Overcurrent shutdown delay time	Input register bit 14 (SCT) = low V _{VS} = 13V		t _{dSd}	0.9	1.5	2.1	ms	А
5.11	Overcurrent shutdown delay time	Input register bit 14 (SCT) = High V _{VS} = 13V		t _{dSd}	7	12	17	ms	Α
5.12	High-side open load detection current	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	I _{Out1-3H}	-1.6		-0.3	mA	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms.



7. Electrical Characteristics (Continued)

 $7.5\text{V} < \text{V}_{\text{S}} < 40\text{V}$; $4.75\text{V} < \text{V}_{\text{CC}} < 5.25\text{V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 200^{\circ}\text{C}$, $\text{T}_{a} \le 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
5.13	Low-side open load detection current	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	I _{Out1-3L}	0.3		1.6	mA	Α
5.14	Open load detection current ratio		2, 5, 8, 11, 20, 23	I _{OLoutLX/} I _{OLoutHX}	1.05	1.2	2		
5.15	High-side open load detection voltage	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	V _{Out1-6H}	0.5		2.5	V	Α
5.16	Low-side open load detection voltage	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	V _{Out1-6L}	0.5		2.2	V	Α
5.17	High-side output switch on delay ⁽¹⁾	$V_{VS} = 13V$ $R_{Load} = 30\Omega$		t_{don}			20	μs	Α
5.18	Low-side output switch on delay ⁽¹⁾	$V_{VS} = 13V$ $R_{Load} = 30\Omega$		t _{don}			20	μs	Α
5.19	High-side output switch off delay ⁽¹⁾	$V_{VS} = 13V$ $R_{Load} = 30\Omega$		t_{doff}			20	μs	Α
5.20	Low-side output switch off delay ⁽¹⁾	V_{VS} =13V R_{Load} = 30 Ω		t _{doff}			3	μs	Α
5.21	Dead time between corresponding high- and low-side switches	$V_{VS} = 13V$ $R_{Load} = 30\Omega$		$t_{ m don} - t_{ m doff}$	1			μs	Α
6	Inhibit Input								
6.1	Input voltage low-level threshold		12	V_{IL}	$\begin{array}{c} 0.3 \times \\ V_{VCC} \end{array}$			V	Α
6.2	Input voltage high-level threshold		12	V_{IH}			$0.7 \times V_{VCC}$	V	Α
6.3	Hysteresis of input voltage		12	ΔV_{I}	100		700	mV	Α
6.4	Pull-down current	$V_{INH} = V_{VCC}$		I _{PD}	10		80	μA	Α
7	Serial Interface: Logic Inp	outs DI, CLK, CS							
7.1	Input voltage low-level threshold		17 - 19	V_{IL}	$0.3 \times V_{VCC}$			V	Α
7.2	Input voltage high-level threshold		17 - 19	V_{IH}			$0.7 \times V_{VCC}$	V	Α
7.3	Hysteresis of input voltage		17 - 19	ΔV_{I}	50		500	mV	Α
7.4	Pull-down current pin DI, CLK	V_{DI} , $V_{CLK} = V_{VCC}$	18 - 19	I _{PDSI}	2		50	μΑ	Α
7.5	Pull-up current pin CS	V _{CS} = 0V	17	I _{PUSI}	-50		-2	μA	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms.



7. Electrical Characteristics (Continued)

 $7.5\text{V} < \text{V}_{\text{S}} < 40\text{V}$; $4.75\text{V} < \text{V}_{\text{CC}} < 5.25\text{V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 200^{\circ}\text{C}$, $\text{T}_{a} \le 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*	
8	Serial Interface: Logic Output DO									
8.1	Output voltage low level	I _{OL} = 3mA	13	V_{DOL}			0.5	V	Α	
8.2	Output voltage high level	I _{OL} = -1mA	13	V_{DOH}	V _{VCC} – 0.7V			V	Α	
8.3	Leakage current (tri-state)	$V_{CS} = V_{VCC}$, $0V < V_{DO} < V_{VCC}$	13	I _{DO}	-10		10	μΑ	Α	

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter


Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms.

8. Serial Interface: Timing

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	D	T (0 ""	Б.	T' OL . (N)	0	D.42	-		11.24
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Parameters	Test Conditions	Pin	Timing Chart No.	Symbol	Min.	Тур.	wax.	Unit
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	DO enable after CS falling edge	$C_{DO} = 100pF$	13	1	t_{ENDO}			200	ns
DO rise time C_{DO} = 100pF 13 - t_{DOr} 100 ns DO valid time C_{DO} = 100pF 13 10 t_{DOVal} 200 ns CS setup time 17 4 $t_{CSSethl}$ 225 ns CS setup time 17 8 $t_{CSSethl}$ 225 ns CS high time Input register bit 14 (SCT) = high 17 9 t_{CSh} 17 ms CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 7 t_{CLKp} 500 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns CLK setup time 19 11 t_{Diset} 40 ns	DO disable after CS rising edge	C _{DO} = 100pF	13	2	t_{DISDO}			200	ns
DO valid time C_{DO} = 100pF 13 10 t_{DOVal} 200 ns CS setup time 17 4 $t_{CSSethl}$ 225 ns CS setup time 17 8 $t_{CSSethl}$ 225 ns CS high time Input register bit 14 (SCT) = high 17 9 t_{CSh} 17 ms CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 6 t_{CLKl} 225 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{Diset} 40 ns	DO fall time	C _{DO} = 100pF	13	-	t_{DOf}			100	ns
CS setup time 17 4 $t_{CSSethl}$ 225 ns CS setup time 17 8 $t_{CSSethl}$ 225 ns CS high time Input register bit 14 (SCT) = high 17 9 t_{CSh} 17 ms CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKh} 225 ns CLK period time 18 6 t_{CLKl} 225 ns CLK setup time 18 7 t_{CLKp} 500 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{DIset} 40 ns	DO rise time	C _{DO} = 100pF	13	-	t_{DOr}			100	ns
CS setup time 17 8 $t_{CSSetth}$ 225 ns CS high time Input register bit 14 (SCT) = high 17 9 t_{CSh} 17 ms CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 - t_{CLKp} 500 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{Dlset} 40 ns	DO valid time	C _{DO} = 100pF	13	10	t_{DOVal}			200	ns
CS high time Input register bit 14 (SCT) = high 17 9 t_{CSh} 17 ms CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 - t_{CLKp} 500 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{Dlset} 40 ns	CS setup time		17	4	t _{CSSethl}	225			ns
CS high time Input register bit 14 (SCT) = low 17 9 t_{CSh} 2.1 ms CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 - t_{CLKp} 500 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{Dlset} 40 ns	CS setup time		17	8	$t_{CSSetIh}$	225			ns
CLK high time 18 5 t_{CLKh} 225 ns CLK low time 18 6 t_{CLKl} 225 ns CLK period time 18 - t_{CLKp} 500 ns CLK setup time 18 7 $t_{CLKSethl}$ 225 ns CLK setup time 18 3 $t_{CLKSethl}$ 225 ns DI setup time 19 11 t_{Dlset} 40 ns	CS high time	Input register bit 14 (SCT) = high	17	9	t_{CSh}	17			ms
CLK low time186 t_{CLK} 225nsCLK period time18- t_{CLKp} 500nsCLK setup time187 t_{CLKSethl} 225nsCLK setup time183 t_{CLKSetth} 225nsDI setup time1911 t_{DIset} 40ns	CS high time	Input register bit 14 (SCT) = low	17	9	t_{CSh}	2.1			ms
CLK period time	CLK high time		18	5	t_{CLKh}	225			ns
CLK setup time 18 7 t_{CLKSethl} 225 ns CLK setup time 18 3 t_{CLKSethl} 225 ns DI setup time 19 11 t_{Dlset} 40 ns	CLK low time		18	6	t_{CLKI}	225			ns
CLK setup time 18 3 t _{CLKSetIh} 225 ns DI setup time 19 11 t _{Dlset} 40 ns	CLK period time		18	-	t_{CLKp}	500			ns
DI setup time 19 11 t _{Diset} 40 ns	CLK setup time		18	7	$t_{CLKSethI}$	225			ns
Disei	CLK setup time		18	3	t_{CLKSetIh}	225			ns
DI hold time 19 12 t _{DIHold} 40 ns	DI setup time		19	11	t_{DIset}	40			ns
	DI hold time		19	12	t_{DIHold}	40			ns



Figure 8-1. Serial Interface Timing Diagram with Chart Numbers



Inputs DI, CLK, CS: High level = 0.7 \times V_{CC}, low level = 0.2 \times V_{CC} Output DO: High level = 0.8 \times V_{CC}, low level = 0.2 \times V_{CC}



9. Noise and Surge Immunity


Parameters	Test Conditions	Value
Conducted interferences	ISO 7637-1	Level 4 ⁽¹⁾
Interference suppression	VDE 0879 Part 2	Level 5
ESD (Human Body Model)	ESD S 5.1	4kV
CDM (Charge Device Model)	ESD STM5.3	500V
MM (Machine Model)	ESD STM5.2	200V

Note: 1. Test pulse 5: $V_{vbmax} = 40V$



10. Application Circuit

Figure 10-1. Application Circuit



10.1 Application Notes

- Connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.
- Recommended value for capacitors at V_S:
 Electrolytic capacitor C > 22µF in parallel with a ceramic capacitor C = 100nF. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse-conducting current I_{HSX} (see Section 4. "Absolute Maximum Ratings" on page 8).
- Recommended value for capacitors at VCC:
 Electrolytic capacitor C > 10µF in parallel with a ceramic capacitor C = 100nF.
- To reduce thermal resistance, place cooling areas on the PCB as close as possible to GND pins and to the die paddle in QFN24.
- The sense pins OUTx SENSE can either be left open or can be connected to the adjacent OUTx pin. Never use the sense pins OUTx SENSE as power outputs.



11. Ordering Information

Extended Type Number	Package	Remarks
ATA6837-PXQW	QFN24	Taped and reeled, Pb-free


12. Package Information

Package: QFN 24 - 5 x 5 Exposed pad 3.6 x 3.6

(acc. JEDEC OUTLINE No. MO-220)

Dimensions in mm

Not indicated tolerances ±0.05





13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
4953H-AUTO-03/12	Section 3.5 "Short-circuit Protection" on page 7 changed
4953G-AUTO-03/11	Section 10.1 "Application Notes" on page 15 changed
4953F-AUTO-02/10	• Section 7 "Electrical Characteristics" numbers 5.10 and 5.11 on page 10 changed
4953E-AUTO-09/09	Section 7 "Electrical Characteristics" number 1.7 on page 9 added
4953D-AUTO-10/08	Features on page 1 changed
	 Table 2-1 "Pin Description QFN24" on pages 3 to 4 changed
	Section 4 "Abs.Max.Ratings" on page 8 changed
	Section 5 "Thermal Resistance" on page 8 changed
	Section 6 "Operating Range" on page 8 changed
	• Section 7 "Electrical Characteristics" numbers 1.1, 1.2, 1.6, 4.1 to 4.7, 5.3, 5.4 and 5.6 to 5.9 on pages 9 to 10 changed
	Section 8 "Serial Interface: Timing" on page 12 changed
	Section 9 "Noise and Surge Immunity" on page 16 changed
	Section 11 "Ordering Information" on page 14 changed
4052C AUTO 00/07	Section 7 "Electrical Characteristics" numbers 5.15 and 5.16 on page 10 changed
4953C-AUTO-09/07	Section 9 "Noise and Surge Immunity" on page 14 changed
	Put datasheet in a new template
4953B-AUTO-07/07	 Section 7 "Electrical Characteristics" numbers 1.5, 3.1, 5.15 and 8.2 on pages 9 to 11 changed





Enabling Unlimited Possibilities™

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon

Tel: (+852) 2245-6100 **Fax:** (+852) 2722-1369

HONG KONG

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Building 1-6-4 Osaki

Shinagawa-ku, Tokyo 141-0032 JAPAN

Tel: (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 4953H–AUTO–03/12

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.