Green-Mode Power Switch

Description

The FSGM300N is an integrated Pulse Width Modulation (PWM) controller and SENSEFET® specifically designed for offline Switch-Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSGM series can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform suited for cost-effective design of a flyback converter.

Features

- Advanced Burst-Mode Operation for Low Standby Power
- Random Frequency Fluctuation for Low EMI
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP),
 Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis,
 Output-Short Protection (OSP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Auto-Restart Mode
- Internal Startup Circuit
- Internal High-Voltage SENSEFET: 650 V
- Built-in Soft-Start: 15 ms
- This is a Pb-Free Device

Applications

• Power Supply for LCD Monitor, STB and DVD Combination



ON Semiconductor®

www.onsemi.com



PDIP-8 CASE 626-05

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &E '= Designates Space &Z = Assembly Plant Code &2 = 2-Digit Date Code Format &K = 2-Digit Lot Run Tracebility Code FSGM300N = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

					Output Power Table (Note 2)					
		Operating			230V _{AC} ± 1	5% (Note 3)	85 – 20	65 V _{AC}		
Part Number	Package	Junction Temperature	Current Limit	R _{DS(ON)} (Max.)	Adapter (Note 4)	Open Frame (Note 5)	Adapter (Note 4)	Open Frame (Note 5)	Replaces Device	Shipping
FSGM300N	8-DIP	-40°C ∼ +125°C	1.60 A	2.2 Ω	26 W	40 W	20 W	30 W	FSFM300N	3000 / Tube

- 1. Pb-free package per JEDEC J-STD-020B.
- The junction temperature can limit the maximum output power.
 230 V_{AC} or 100 / 115 V_{AC} with voltage doubler.
- Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
 Maximum practical continuous power in an open-frame design at 50°C ambient temperature.

Application Circuit




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

PIN DEFINITIONS

Pin No.	Name	Description
1	GND	Ground. This pin is the control ground and the SENSEFET source.
2	V _{CC}	Power Supply. This pin is the positive supply input, w hich provides the internal operating current for both startup and steady-state operation.
3	FB	Feedback. This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 6 V, the overload protection triggers, which shuts down the power switch.
4	N.C.	No connection.
5	V _{STR}	Startup. This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12 V, the internal current source (I_{CH}) is disabled.
6, 7, 8	Drain	SENSEFET Drain. High-voltage power SENSEFET drain connection.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter			Max	Unit
V _{STR}	V _{STR} Pin Voltage		-	650	V
V _{DS}	Drain Pin Voltage		-	650	V
V _{CC}	V _{CC} Pin Voltage		-	26	V
V _{FB}	Feedback Pin Voltage		-0.3	8.0	V
I _{DM}	Drain Current Pulsed			4	Α
I _{DS}	Continuous Switching Drain Current (Note 6)	T _C = 25°C	_	1.90	Α
		T _C = 100°C	-	1.27	Α
E _{AS}	Single Pulsed Avalanche Energy (Note 7)			190	mJ
P _D	Total Power Dissipation (T _C = 25°C) (Note 8)		-	1.5	W
TJ	Maximum Junction Temperature		-	150	°C
	Operating Junction Temperature (Note 9)		-40	+125	°C
T _{STG}	Storage Temperature			+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	2	_	kV
	Charged Device Model, JESD22-C101		2	_	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 6. Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty (D_{MAX} = 0.83) and junction temperature (see Figure 4).
- 7. L = 45 mH, starting T_J = 25°C.
 8. Infinite cooling condition (refer to the SEMI G30–88).
- 9. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.




Figure 4. Repetitive Peak Switching Current

THERMAL CHARACTERISTICS

Symbol	Characteristic	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance (Note 10)	80	°C/W
$\theta_{\sf JC}$	Junction-to-Case Thermal Impedance (Note 11)	20	°C/W
Ψ_{JT}	Junction-to-Top Thermal Impedance (Note 12)	35	°C/W

ELECTRICAL CHARACTERISTICS (T_{.I} = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ENSEFET	SECTION					
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{CC} = 0 \text{ V}, I_D = 250 \mu\text{A}$	650	-	_	٧
I _{DSS}	Zero-Gate-Voltage Drain Current	V _{DS} = 520 V, T _A = 125°C	-	-	250	μΑ
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} = 10 V, I _D = 1 A	-	1.8	2.2	Ω
C _{ISS}	Input Capacitance (Note 13)	V _{DS} = 25 V, V _{GS} = 0 V, f = 1MHz	-	515	_	pF
C _{OSS}	Output Capacitance (Note 13)	V _{DS} = 25 V, V _{GS} = 0 V, f = 1MHz	-	75	_	pF
t _r	Rise Time	$V_{DS} = 325 \text{ V}, I_{D} = 4 \text{ A}, R_{G} = 25 \Omega$	-	26	_	ns
t _f	Fall Time	$V_{DS} = 325 \text{ V}, I_{D} = 4 \text{ A}, R_{G} = 25 \Omega$	-	25	_	ns
t _{d(on)}	Turn-On Delay Time	$V_{DS} = 325 \text{ V}, I_{D} = 4 \text{ A}, R_{G} = 25 \Omega$	-	14	_	ns
t _{d(off)}	Turn-Off Delay Time	$V_{DS} = 325 \text{ V}, I_{D} = 4 \text{ A}, R_{G} = 25 \Omega$	-	32	-	ns
ONTROL	SECTION					
f _S	Switching Frequency (Note 13)	V _{CC} = 14 V, V _{FB} = 4 V	61	67	73	kHz
Δf_S	Switching Frequency Variation (Note 13)	-25°C < T _J < 125°C	-	±5	±10	%
D _{MAX}	Maximum Duty Ratio	V _{CC} = 14 V, V _{FB} = 4 V	71	77	83	%
D _{MIN}	Minimum Duty Ratio	V _{CC} = 14 V, V _{FB} = 0 V	-	-	0	%
I _{FB}	Feedback Source Current	V _{FB} = 0	120	150	180	μΑ
V _{START}	UVLO Threshold Voltage	V _{FB} = 0 V, V _{CC} Sweep	11	12	13	٧
V _{STOP}		After Turn-on, V _{FB} = 0 V	7.0	7.7	8.5	V
V _{OP}	V _{CC} Operating Range		13	-	22.5	V
t _{S/S}	Internal Soft-Start Time	V _{STR} = 40 V, V _{CC} Sweep	-	15	-	ms
URST-MO	DE SECTION	•	•		•	•
V _{BURH}	Burst-Mode Voltage	V _{CC} = 14 V, V _{FB} Sweep	0.6	0.7	0.8	V
V _{BURL}]		0.4	0.5	0.6	V
Hys	1		_	200	-	mV

^{10.} Infinite cooling condition (refer to the SEMI G30–88).
11. Free standing with no heat–sink under natural convection.
12. Measured on the package top surface.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

ELECTRICAL CHARACTERISTICS (TJ = 25 C utiles souriet wise noted) (continued)							
Symbol	Paran	neter	Test Condition	Min	Тур	Max	Unit
PROTECTIO	ON SECTION						
I _{LIM}	Peak Drain Current Lin	nit	di/dt = 300 mA/μs	1.44	1.60	1.76	Α
V_{SD}	Shutdown Feedback V	oltage	V _{CC} = 14 V, V _{FB} Sweep	5.5	6.0	6.5	٧
I _{DELAY}	Shutdown Delay Curre	nt	V _{CC} = 14 V, V _{FB} = 4 V	2.0	2.7	3.4	μΑ
t _{LEB}	Leading-Edge Blankin	g Time (Note 13, 15)		-	400	-	ns
V _{OVP}	Over-Voltage Protection		V _{CC} Sweep	22.5	24.0	25.5	V
t _{OSP}	Output Short Threshold Time		OSP Triggered when t _{ON} < t _{OSP} &	0.7	1.0	1.3	μs
V _{OSP}	Protection (Note 13)	Threshold V _{FB}	V _{FB} > V _{OSP} (Lasts Longer than tosp_FB)	1.4	1.6	1.8	V
t _{OSP_FB}]	V _{FB} Blanking Time]	2.0	2.5	3.0	μs
T _{SD}	Thermal Shutdown Ter	mperature (Note 13)	Shutdown Temperature	125	135	145	°C
Hys			Hysteresis	-	40	-	°C
TOTAL DEV	ICE SECTION						
I _{OP}	Operating Supply Curr Burst Mode)	ent, (Control Part in	V _{CC} = 14 V, V _{FB} = 0 V	1.0	1.5	2.0	mA
I _{OPS}	Operating Switching Current, (Control Part and SENSEFET Part)		V _{CC} = 14 V, V _{FB} = 2 V	2.1	2.5	2.9	mA
I _{START}	Start Current		V _{CC} = 11 V (Before V _{CC} Reaches V _{START})	400	500	600	μΑ
I _{CH}	Startup Charging Curre	ent	V _{CC} = V _{FB} = 0 V, V _{STR} = 40 V	0.95	1.10	1.50	mA
V _{STR}	Minimum V _{STR} Supply	Voltage	V _{CC} = V _{FB} = 0 V, V _{STR} Sweep	-	26	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 13. Although these parameters are guaranteed, they are not 100% tested in production.

Table 1. COMPARISON OF FSFM300N AND FSGM300N

Function	FSFM300N	FSGM300N	Advantages of FSFM300N
Random Frequency Fluctuation		Built-in	Low EMI
Operating Current	3 mA	1.4 mA	Very low stand-by power
Protections	OLP OVP AOCP TSD	OLP OVP OSP AOCP TSD with Hysteresis	Enhanced protections and high reliability
Power Balance	Long T _{CLD}	Very Short T _{CLD}	The difference of input power between the low and high input voltage is quite small

^{14.} Average value.

 $^{15.}t_{\text{LEB}}$ includes gate turn-on time.

TYPICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)




Figure 5. Operating Supply Current (I_{OP}) vs. T_A




Figure 6. Operating Switching Current (I_{OPS}) vs. T_A




Figure 7. Startup Charging Current (I_{CH}) vs. T_A




Figure 8. Peak Drain Current Limit (I_{LIM}) vs. T_A




Figure 9. Feedback Source Current (I_{FB}) vs. T_A





Figure 10. Shutdown Delay Current (I_{DELAY}) vs. T_A


TYPICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)



1.20 1.15 1.10 Normalized 1.05 1.00 0.95 0.90 0.85 0.80 -25 25 50 75 100 125 -40 Temperature [°C]

Figure 11. UVLO Threshold Voltage (V_{START}) vs. T_A

Figure 12. UVLO Threshold Voltage (V_{STOP}) vs. T_A







Figure 13. Shutdown Feedback Voltage (V_{SD}) vs. T_A

Figure 14. Over-Voltage Protection (V_{OVP}) vs. T_A






Figure 15. Switching Frequency (f_S) vs. T_A

Figure 16. Maximum Duty Ratio (D_{MAX}) vs. T_A

FUNCTIONAL DESCRIPTION

Startup

At startup, an internal high–voltage current source supplies the internal bias and charges the external capacitor (C_{Vcc}) connected to the V_{CC} pin, as illustrated in Figure 17. When V_{CC} reaches 12 V, the FSGM300N begins switching and the internal high–voltage current source is disabled. The FSGM300N continues normal switching operation and the power is supplied from the auxiliary transformer winding unless V $_{CC}$ goes below the stop voltage of 7.7 V.




Figure 17. Startup Block

Soft-Start

The FSGM300N has an internal soft-start circuit that increases PWM comparator inverting input voltage, together with the SENSEFET current, slow ly after it starts. The typical soft-start time is 15 ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish

the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

Feedback Control

This device employs current-mode control, as show n in Figure 18. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

Pulse-by-Pulse Current Limit

Because current-mode control is employed, the peak current through the SENSEFET is limited by the inverting input of PWM comparator (V_{FB}^*), as shown in Figure 18. Assuming that the 150 μ A current source flows only through the internal resistor ($3R+R=16~k\Omega$), the cathode voltage of diode D2 is about 2.4 V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.4 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SENSEFET is limited.

Leading-Edge Blanking (LEB)

At the instant the internal SENSEFET is turned on, a high-current spike usually occurs through the SENSEFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the $R_{\rm SENSE}$ resistor leads to incorrect feedback operation in the current mode PWM control. To counter this effect, the FSGM300N employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for $t_{\rm LEB}$ (400 ns) after the SenseFET is turned on.




Figure 18. Pulse Width Modulation Circuit

Protection Circuits

The FSGM300N has several self-protective functions, as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once the fault condition is detected, switching is terminated and the SENSEFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.7 V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0 V, the FSGM300N resumes normal operation. If the fault condition is not removed, the SENSEFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.




Figure 19. Auto-Restart Protection Waveforms

Overload Protection (OLP)

Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SENSEFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum pow er, the output voltage (VOUT) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor

current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.4 V, D1 is blocked and the 2.7 μA current source starts to charge C_{FB} slowly up. In this condition, V_{FB} continues increasing until it reaches 6.0 V, when the switching operation is terminated, as show n in Figure 20. The delay time for shutdown is the time required to charge C_{FB} from 2.4 V to 6.0 V with 2.7 μA . A 25 ~ 50 ms delay is typical for most applications. This protection is implemented in auto-restart mode.




Figure 20. Overload Protection

Abnormal Over-Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SENSEFET during the minimum turn—on time. Even though the FSGM300N has overload protection, it is not enough to protect the FSGM300N in that abnormal case; since severe current stress is imposed on the SENSEFET until OLP is triggered. The FSGM300N internal AOCP circuit is shown in Figure 21. When the gate turn—on signal is applied to the power SENSEFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the S—R latch, resulting in the shutdown of the SMPS.




Figure 21. Abnormal Over-Current Protection

Output-Short Protection (OSP)

If the output is shorted, steep current with extremely high di/dt can flow through the SENSEFET during the minimum turn—on time. Such a steep current brings high—voltage stress on the drain of the SENSEFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SENSEFET turn—on time. When the V_{FB} is higher than 1.6 V and the SENSEFET turn—on time is lower than 1.0 μs , the FSGM300N recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 22.




Figure 22. Output-Short Protection

Over-Voltage Protection (OVP)

If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSGM300N uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.0 V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.0 V.

Thermal Shutdown (TSD)

The SENSEFET and the control IC on a die in one package makes it easier for the control IC to detect the over temperature of the SENSEFET. If the temperature exceeds ~135°C, the thermal shutdown is triggered and stops

operation. The FSGM300N operates in auto-restart mode until the temperature decreases to around 95°C, when normal operation resumes.

Soft Burst-Mode Operation

To minimize power dissipation in standby mode, the FSGM300N enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 23, the device automatically enters burst mode when the feedback voltage drops below V_{BURL} (500 mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (700 mV), switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the SENSEFET, thereby reducing switching loss in standby mode.




Figure 23. Burst-Mode Operation

Random Frequency Fluctuation (RFF)

Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and internal free-running oscillator at every switching instant. This Random Frequency Fluctuation scatters the EMI noise around typical switching frequency (67 kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).




Figure 24. Random Frequency Fluctuation

TYPICAL APPLICATION CIRCUIT

Table 2. TYPICAL APPLICATION CIRCUIT

Application	Input Voltage	Rated Output	Rated Power
LCD Monitor Power Supply	85 ~ 265 V _{AC}	5.0 V (2 A) 14.0 V (1.2 A)	26.8 W

Key Design Notes:

- 1. The delay time for overload protection is designed to be about 30 ms with C105 (22 nF). OLP time between 25 ms (18 nF) and 50 ms (39 nF) is recommended.
- 2. The SMD-type capacitor (C106) must be placed as close as possible to the V_{CC} pin to avoid malfunction by abrupt pulsating noises and to improve ESD and surge immunity. Capacitance between 100 nF and 220 nF is recommended.

Schematic





Figure 25. Schematic of Demonstration Board

Transformer






Figure 26. Schematic of Transformer

Winding Specification

Table 3. WINDING SPECIFICATION

						Barrier Tape	
	Pin (S → F)	Wire	Turns	Winding Method	ТОР	вот	Ts
N _p /2	$3 \rightarrow 2$	0.25 φ x 1	21	Solenoid Winding		2.0 mm	1
Insulation: Po	lyester Tape t =	0.025 mm, 2 Layers					
N _{5V}	7 → 6	0.4 φ x 2 (TIW)	3	Solenoid Winding		3.0 mm	1
Insulation: Po	Insulation: Polyester Tape t = 0.025 mm, 2 Layers						
N _a	4 → 5	0.2 φ x 1	7	Solenoid Winding	4.0 mm	3.0 mm	1
Insulation: Po	lyester Tape t =	0.025 mm, 2 Layers					
N _{5V}	8 → 6	0.4 φ x 2 (TIW)	3	Solenoid Winding		3.0 mm	1
Insulation: Po	lyester Tape t =	0.025 mm, 2 Layers					
N _{14V}	10 → 8	0.4 φ x 2 (TIW)	5	Solenoid Winding		2.0 mm	1
Insulation: Polyester Tape t = 0.025 mm, 2 Layers							
N _p /2	2 → 1	0.25 φ x 1	21	Solenoid Winding		2.0 mm	1
Insulation: Po	lyester Tape t =	0.025 mm, 2 Layers		•		•	

Electrical Characteristics

Table 4. ELECTRICAL CHARACTERISTICS

	Pin	Specification	Remark
Inductance	1 – 3	900 μH ±7%	67 kHz, 1 V
Leakage	1 – 3	15 μH Maximum	Short All Other Pins

Core & Bobbin

• Core: EER3016 (Ae = 109.7 mm²)

• Bobbin: EER3016

Bill of Materials

Table 5. Bill of Materials

Part #	Value	Note						
Fuse								
F101	250 V 2 A							
	NTC							
NTC101	5D-9	DSC						
	Resistor							
R101	1.5 MΩ, J	1 W						
R102	68 kΩ, J	1/2 W						
R103	43 kΩ, J	1 W						
R201	620 Ω, F	1/4 W, 1%						
R202	1.2 kΩ, F	1/4 W, 1%						
R203	18 kΩ, F	1/4 W, 1%						
R204	8 kΩ, F	1/4 W, 1%						
R205	8 kΩ, F	1/4 W, 1%						
	IC							
FSGM300N	FSGM300N	ON Semiconductor						
IC201	KA431LZ	ON Semiconductor						
IC301	FOD817B	ON Semiconductor						
	Diode							
D101	1N4007	Vishay						
D102	UF4007	Vishay						
ZD101	1N4750	Vishay						
D201	MBRF10H100	ON Semiconductor						
D202	MBRF1060	ON Semiconductor						
BD101	2KBP06	Vishay						


Part #	Value	Note						
	Capacitor							
C101	220 nF / 275 V	Box (Pilkor)						
C102	150 nF / 275 V	Box (Pilkor)						
C103	100 μF / 400 V	Electrolytic (SamYoung)						
C104	3.3 nF / 630 V	Film (Sehwa)						
C105	27 nF / 100 V	Film (Sehwa)						
C106	220 nF	SMD (2012)						
C107	47 μF / 50 V	Electrolytic (SamYoung)						
C201	1000 μF / 25 V	Electrolytic (SamYoung)						
C202	1000 μF / 25 V	Electrolytic (SamYoung)						
C203	2200 μF / 10 V	Electrolytic (SamYoung)						
C204	1000 μF / 16 V	Electrolytic (SamYoung)						
C205	47 nF / 100 V	Film (Sehwa)						
C301	4.7 nF / Y2	Y-cap (Samhwa)						
	Inductor							
LF101	30 mH	Line filter 0.5Ø						
L201	5 μΗ	5 A Rating						
L202	5 μΗ	5 A Rating						
	Transforme	r						
T101	900 μΗ							

SENSEFET is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




PDIP-8 CASE 626-05 ISSUE P

DATE 22 APR 2015



TOP VIEW



NOTE 5

e/2 NOTE 3 SEATING PLANE C D1 eВ 8X b **END VIEW** |⊕|0.010 M| C| A M| B M NOTE 6

STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN

5. GROUND 6. OUTPUT

SIDE VIEW

7. AUXILIARY 8. V_{CC}

NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
 DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100 BSC		2.54 BSC	
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP-8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales