



## NDS8926 Dual N-Channel Enhancement Mode Field Effect Transistor

### General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

### Features

- 5.5 A, 20 V.  $R_{DS(ON)} = 0.035 \Omega$  @  $V_{GS} = 4.5$  V  
 $R_{DS(ON)} = 0.045 \Omega$  @  $V_{GS} = 2.7$  V.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.



**Absolute Maximum Ratings**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	NDS8926	Units
$V_{DSS}$	Drain-Source Voltage	20	V
$V_{GSS}$	Gate-Source Voltage	8	V
$I_D$	Drain Current - Continuous - Pulsed	5.5 20	A
$P_D$	Power Dissipation for Dual Operation	2	W
	Power Dissipation for Single Operation (Note 1a)	1.6	
	(Note1b)	1	
	(Note1c)	0.9	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C
<b>THERMAL CHARACTERISTICS</b>			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	0.4	0.6	1	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}, I_D = 5.5 \text{ A}$ $T_J = 125^\circ\text{C}$		0.029	0.035	$\Omega$
		$V_{\text{GS}} = 2.7 \text{ V}, I_D = 5 \text{ A}$		0.04	0.063	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	20			A
		$V_{\text{GS}} = 2.7 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	10			
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 10 \text{ V}, I_D = 5.5 \text{ A}$			14	S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		760		pF
$C_{\text{oss}}$	Output Capacitance			440		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			160		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 6 \text{ V}, I_D = 1 \text{ A}, V_{\text{GS}} = 4.5 \text{ V}, R_{\text{GEN}} = 6 \Omega$		10	20	ns
$t_r$	Turn - On Rise Time			30	50	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			55	80	ns
$t_f$	Turn - Off Fall Time			20	40	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 10 \text{ V}, I_D = 5.5 \text{ A}, V_{\text{GS}} = 4.5 \text{ V}$		21	30	nC
$Q_{\text{gs}}$	Gate-Source Charge			2.3		nC
$Q_{\text{gd}}$	Gate-Drain Charge			6.8		nC

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				1.3	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = 1.3 \text{ A}$ (Note 2)		0.8	1.2	V

## Notes:

1.  $R_{\thetaJA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\thetaJC}$  is guaranteed by design while  $R_{\thetaCA}$  is determined by the user's board design.




$$P_D(t) = \frac{T_f - T_A}{R_{\thetaJ}(t)} = \frac{T_f - T_A}{R_{\thetaJ} + R_{\thetaCA}(t)} = I_D^2(t) \times R_{DS(on)} @ T_f$$

Typical  $R_{\thetaJA}$  for single device operation using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

a. 78°C/W when mounted on a 0.5 in<sup>2</sup> pad of 2oz copper.

b. 125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2oz copper.


c. 135°C/W when mounted on a 0.003 in<sup>2</sup> pad of 2oz copper.




Scale 1 : 1 on letter size paper.

2. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Drain Current and Temperature.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Gate Threshold Variation with Temperature.**


## Typical Electrical Characteristics




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**



**Figure 11. Switching Test Circuit.**



**Figure 12. Switching Waveforms.**

## Electrical and Thermal Characteristics




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. SO-8 Dual Package Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area.




Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.