



DAC715

16-BIT DIGITAL-TO-ANALOG CONVERTER with 16-Bit Bus Interface

FEATURES


- HIGH-SPEED 16-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: 0 to +10V
- 13-, 14-, 15-BIT LINEARITY GRADES
- 16-BIT MONOTONIC OVER TEMPERATURE (L GRADE)
- POWER DISSIPATION: 600mW max
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- 28-LEAD DIP AND SOIC PACKAGES

DESCRIPTION

The DAC715 is a complete monolithic digital-toanalog converter including a +10V temperature compensated reference, current-to-voltage amplifier, 16-bit parallel interface that is double buffered, and an asynchronous clear function which immediately sets the output voltage to one-half of full-scale.

The output voltage range is 0 to \pm 10V while operating from \pm 12V or \pm 15V supplies. The gain and bipolar offset adjustments are designed so that they can be set via external potentiometers or external D/A converters. The output amplifier is protected against short circuit to ground.

The 28-pin DAC715 is available in a 0.3" plastic DIP and wide-body plastic SOIC package. The DAC715P, U, PB, and UB are specified over the -40° C to $+85^{\circ}$ C temperature range while the DAC715PK, UK, PL, and UL are specified over the 0° C to $+70^{\circ}$ C range.



SPECIFICATIONS

ELECTRICAL

At $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$, and after a 10-minute warm-up, unless otherwise noted.

		DAC715P	, U	D	AC715PB, l	JB	D	AC715PK, U	JK	D	AC715PL, U	JL	
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
INPUT													
RESOLUTION			16			*			*			*	Bits
$\begin{array}{l} \mbox{DIGITAL INPUTS} \\ \mbox{Input Code} \\ \mbox{Logic Levels}^{(1)} : V_{\rm H} \\ V_{\rm IL} \\ V_{\rm H} (V_1 = +2.7V) \\ I_{\rm H} \left(V_1 = +0.4V\right) \end{array}$	Binary +2.0 0	 / Two's Com 	plement +V _{CC} - 1.4 +0.8 ±10 ±10	* *	*	* * *	* *	*	* * *	* *	*	* * *	V V μΑ μΑ
TRANSFER CHARACTERISTICS													•
$\label{eq:resonance} \begin{array}{l} \textbf{ACCURACY} \\ \text{Linearity Error} \\ T_{MIN} \ \text{to} \ T_{MAX} \\ \text{Differential Linearity Error} \\ T_{MIN} \ \text{to} \ T_{MAX} \\ \text{Monotonicity Over Temp} \\ \text{Gain Error}^{(3)} \\ T_{MIN} \ \text{to} \ T_{MAX} \\ \text{Offset Error}^{(3)} \\ T_{MIN} \ \text{to} \ T_{MAX} \\ \text{Power Supply Sensitivity Of Full Scale} \\ \end{array}$	13		$\begin{array}{c} \pm 4 \\ \pm 8 \\ \pm 4 \\ \pm 8 \\ \pm 0.1 \\ \pm 0.2 \\ \pm 0.1 \\ \pm 0.2 \\ \pm 0.003 \\ \pm 30 \end{array}$	14		±2 ±4 ±2 ±4 ±0.1 ±0.15 * * *	15		±2 ±2 ±2 ±2 ********	16		±2 ±2 ±1 ±1 ** ** ** **	LSB LSB LSB Bits % % FSR ⁽²⁾ % FSR ⁽²⁾ % FSR/%V _{CC} PPM FSR/%V _{CC}
DYNAMIC PERFORMANCE Settling Time (to ±0.003%FSR, 5kΩ II 500pF Load) ⁽⁴⁾ 10V Output Step		6	10		*	*		*	*		*	*	μs
1 LSB Output Step ⁽⁵⁾ Output Slew Rate Total Harmonic Distortion + Noise 0dB, 1001Hz, f _S = 100kHz		4 10 0.005			* *			* *			* *		μs V/μs %
-20 dB, 1001Hz, $f_S = 100$ kHz -60 dB, 1001Hz, $f_S = 100$ kHz SINAD		0.03			* *			* *			* *		%
1001Hz, f _S = 100kHz Digital Feedthrough ⁽⁵⁾ Digital-to-Analog Glitch Impulse ⁽⁵⁾ Output Noise Voltage (includes Reference)		87 2 15 120			* * *			* * *			* * *		dB nV-s nV-s nV√Hz
$\begin{array}{l} \textbf{ANALOG OUTPUT}\\ \textbf{Output Voltage Range}\\ + V_{CC}, - V_{CC} = \pm 11.4V\\ \textbf{Output Current}\\ \textbf{Output Impedance}\\ \textbf{Short Circuit to ACOM}\\ \textbf{Duration} \end{array}$	0 to +10 ±5	0.1 Indefinite		* *	*		* *	*		* *	*		V mA Ω
REFERENCE VOLTAGE Voltage T _{MIN} to T _{MAX} Output Resistance Source Current Short Circuit to ACOM, Duration	+9.975 +9.960 2	+10.000 1 Indefinite	+10.025 +10.040	* * *	* *	* *	* *	* *	* *	* * *	* *	* *	V V Ω mA
POWER SUPPLY REQUIREMENTS Voltage: +V _{CC} -V _{CC} Current (no load, ±15V Supplies)	+11.4 –16.5	+15 –15	+16.5 -11.4	* *	* *	* *	* *	* *	*	* *	* *	*	V V
+V _{CC} -V _{CC} Power Dissipation		13 22 525	15 25 600		* * *	* * *		* * *	* * *		* * *	* *	mA mA mW
TEMPERATURE RANGE Specification All Grades Storage	-40 -60		+85 +150	* *		* *	0 *		+70 *	* *		*	°C ⊃°
Thermal Resistance θ _{JA} DIP Package SOIC Package		75 75			* *			* *			* *		°C/W °C/W

* Specifications are the same as grade to the left.

NOTES: (1) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a 0 to +10V output, FSR = 10V. (3) Errors externally adjustable to zero. (4) Maximum represents greater than the 3σ limit. Not 100% tested for this parameter. (5) For the worst case code changes: FFFF_H to 0000_H and 0000_H to FFFF_H. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

+V _{CC} to COMMON	
-V _{CC} to COMMON	
Digital Inputs to COMMON	
External Voltage Applied to BPO and Rang	e Resistors ±V _{CC}
V _{REFOUT}	. Indefinite Short to COMMON
V _{OUT}	. Indefinite Short to COMMON
Power Dissipation	
Storage Temperature	–60°C to +150°C
Lead Temperature (soldering, 10s)	

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC715P	Plastic DIP	246
DAC715U	Plastic SOIC	217
DAC715PB	Plastic DIP	246
DAC715UB	Plastic SOIC	217
DAC715PK	Plastic DIP	246
DAC715UK	Plastic SOIC	217
DAC715PL	Plastic DIP	246
DAC715UL	Plastic SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE	DIFFERENTIAL LINEARITY ERROR MAX at +25°C
DAC715P	Plastic DIP	-40°C to +85°C	±4LSB
DAC715U	Plastic SOIC	-40°C to +85°C	±4LSB
DAC715PB	Plastic DIP	-40°C to +85°C	±2LSB
DAC715UB	Plastic SOIC	-40°C to +85°C	±2LSB
DAC715PK	Plastic DIP	0°C to 70°C	±2LSB
DAC715UK	Plastic SOIC	0°C to 70°C	±2LSB
DAC715PL	Plastic DIP	0°C to 70°C	±1LSB
DAC715UL	Plastic SOIC	0°C to 70°C	±1LSB

TIMING DIAGRAM



TIMING SPECIFICATIONS

$T_A = -40^{\circ}C$ to +85°C, +V _{CC} = +12V or +15V, -V _{CC} = -12V or -15V.										
SYMBOL	PARAMETER MIN MAX U									
t _{DW}	Data Valid to End of WR	50		ns						
t _{AW}	$\overline{A_0}, \overline{A_1}$ Valid to End of \overline{WR}	50		ns						
t _{AH}	$\overline{A_0}, \overline{A_1}$ Hold after End of WR	10		ns						
t _{DH}	Data Hold after end of WR	10		ns						
t _{WP} ⁽¹⁾	Write Pulse Width	50		ns						
t _{CP}	CLEAR Pulse Width	200		ns						

NOTES: (1) For single-buffered operation, $t_{\text{WP}}\xspace$ is 80ns min. Refer to page 10.

TRUTH TABLE

$\overline{A_0}$	$\overline{A_1}$	WR	CLR	DESCRIPTION
0	1	$1 \rightarrow 0 \rightarrow 1$	1	Load Input Latch
1	0	$1 \rightarrow 0 \rightarrow 1$	1	Load D/A Latch
1	1	$1 \rightarrow 0 \rightarrow 1$	1	No Change
0	0	0	1	Latches Transparent
Х	Х	1	1	No Change
Х	Х	Х	0	Reset D/A Latch




Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATION




PIN DESCRIPTIONS


PIN	LABEL	DESCRIPTION
1	DCOM	Digital Ground
2	ACOM	Analog Ground
3	Vout	0 to +10V D/A Output
4	Offset Adjust	Offset Adjust
5	V _{REF OUT}	Voltage Reference Output
6	Gain Adjust	Gain Adjust
7	+V _{CC}	+12V to +15V Supply
8	-V _{CC}	-12V to -15V Supply
9	CLR	CLEAR. Sets D/A output to Half Scale
		(Active Low)
10	WR	Write (Active Low)
11	$\overline{A_1}$	Enable for D/A latch (Active Low)
12	$\overline{A_0}$	Enable for Input latch (Active Low)
13	D15	Data Bit 15 (Most Significant Bit)
14	D14	Data Bit 14
15	D13	Data Bit 13
16	D12	Data Bit 12
17	D11	Data Bit 11
18	D10	Data Bit 10
19	D9	Data Bit 9
20	D8	Data Bit 8
21	D7	Data Bit 7
22	D6	Data Bit 6
23	D5	Data Bit 5
24	D4	Data Bit 4
25	D3	Data Bit 3
26	D2	Data Bit 2
27	D1	Data Bit 1
28	D0	Data Bit 0 (Least Significant Bit)





TYPICAL PERFORMANCE CURVES


At T_A = +25°C, and V_{CC} = \pm 15V, unless otherwise noted.













DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from 1LSB of an output change from one adjacent state to the next. A DLE specification of $\pm 1/2$ LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. Monotonicity of DAC715 is guaranteed over the specification temperature range to 13-, 14-, 15-, and 16-bits for performance grades DAC715P/U, DAC715PB/UB, DAC715PK/UK, and DAC715PL/UL respectively.

SETTLING TIME

Settling time is the total time (including slew time) for the D/A output to settle to within an error band around its final value after a change in input. Settling times are specified to within $\pm 0.003\%$ of Full Scale Range (FSR) for an output step change of 10V and 1LSB. The 1LSB change is measured at the Major Carry (FFFF_H to 0000_{H} , and 0000_{H} to FFFF_H: BTC codes), the input transition at which worst-case settling time occurs.

TOTAL HARMONIC DISTORTION

Total harmonic distortion is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental frequency. It is expressed in % of the fundamental frequency amplitude at sampling rate f_{s} .

SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing and internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate, f_s .

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output from the digital inputs when the inputs change state. It is measured at half scale at the input codes where as many as possible switches change state—from FFFF_{H} to 0000_{H} .



DIGITAL FEEDTHROUGH

When the D/A is not selected, high frequency logic activity on the digital inputs is coupled through the device and shows up as output noise. This noise is digital feedthrough.

OPERATION

The DAC715 is a monolithic integrated-circuit 16-bit D/A converter complete with 16-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface.

INTERFACE LOGIC

The DAC715 has double-buffered data latches. The input data latch holds a 16-bit data word before loading it into the second latch, the D/A latch. This double-buffered organization permits simultaneous update of several D/A converters. All digital control inputs are active low. Refer to the block diagram shown in Figure 1.

All latches are level-triggered. Data present when the enable inputs are logic "0" will enter the latch. When the enable inputs return to logic "1", the data is latched.

The $\overline{\text{CLR}}$ input resets both the input latch and the D/A latch to give a half scale output.

LOGIC INPUT COMPATIBILITY

The DAC715 digital inputs are TTL compatible (1.4V switching level), low leakage, and high impedance. Thus the inputs are suitable for being driven by any type of 5V logic family, such as CMOS logic. An equivalent circuit for the digital inputs is shown in Figure 2.

The inputs will float to logic "0" if left unconnected. It is recommended that any unused inputs be connected to DCOM to improve noise immunity.

Digital inputs remain high impedance when power is off.

INPUT CODING

The DAC715 is designed to accept binary two's complement (BTC) input codes. For unipolar analog output configuration, a digital input of $7FFF_{\rm H}$ gives a full scale output, $8000_{\rm H}$ gives a zero output, and $0000_{\rm H}$ gives half scale output.

INTERNAL REFERENCE

The DAC715 contains a +10V reference. The reference output may be used to drive external loads, sourcing up to 2mA. The load current should be constant, otherwise the gain of the converter will vary.

OUTPUT VOLTAGE SWING

The output amplifier of the DAC715 is committed to a 0 to +10V output range. It will provide a 0 to +10V output swing while operating on $\pm 11.4V$ or higher voltage supplies.




FIGURE 1. DAC715 Block Diagram.






FIGURE 2. Equivalent Circuit of Digital Inputs.

GAIN AND OFFSET ADJUSTMENTS

Figure 3 illustrates the relationship of offset and gain adjustments for a unipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments. See Table I for calibration values and codes. These adjustments have a minimum range of $\pm 0.3\%$.





Offset Adjustment

Apply the digital input code that produces zero output voltage and adjust the offset potentiometer or the offset adjust D/A converter for 0V.



DAC715 CALIBRATION VALUES 1 LEAST SIGNIFICANT BIT = 152µV									
DIGITAL INPUT CODE BINARY TWO'S COMPLEMENT, BTC	ANALOG OUTPUT (V)	DESCRIPTION							
7FFF _H	9.999847	Full Scale –1LSB							
4000 _H	7.5	3/4 Scale							
0001 _H	5.000152	Half Scale + 1LSB							
0000 _H	5	Half Scale							
FFFF _H	4.999847	Half Scale – 1LSB							
С000 _н	2.5	1/4 Scale							
8000 _H	0	Zero							

TABLE I. Digital Input and Analog Output Voltage Calibration Values.

Gain Adjustment

Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full scale voltage.

INSTALLATION

GENERAL CONSIDERATIONS

Due to the high-accuracy of the DAC715, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 10V full-scale range has a 1LSB value of 152μ V. With a load current of 5mA, series wiring and connector resistance of only $60m\Omega$ will cause a voltage drop of 300μ V. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2 m Ω per square. For a 5mA load, a 10 milliinch wide printed circuit conductor 60 milliinches long will result in a voltage drop of 150μ V.

The analog output of DAC715 has an LSB size of 152μ V (–96dB). The noise floor of the D/A must remain below this level in the frequency range of interest. The DAC715's noise spectral density (which includes the noise contributed by the internal reference) is shown in the Typical Performance Curves section.

Wiring to high-resolution D/A converters should be routed to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small capture cross-section for any external field. Wire-wrap construction is not recommended.

POWER SUPPLY AND REFERENCE CONNECTIONS

Power supply decoupling capacitors should be added as shown in Figure 4. Best performance occurs using a 1 to 10 μ F tantalum capacitor at $-V_{CC}$. Applications with less critical settling time may be able to use 0.01 μ F at $-V_{CC}$ as






FIGURE 4. Power Supply Connections.

well as at $+V_{\mbox{\tiny CC}}.$ The capacitors should be located close to the package.

The DAC715 has separate ANALOG COMMON and DIGI-TAL COMMON pins. The current through DCOM is mostly switching transients and are up to 1mA peak in amplitude. The current through ACOM is typically 5µA for all codes.

Use separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DCOM and ACOM be connected directly to the ground planes under the package.

If several DAC715s are used or if DAC715 shares supplies with other components, connecting the ACOM and DCOM lines together once at the power supplies rather than at each chip may give better results.

LOAD CONNECTIONS

Since the reference point for V_{OUT} and V_{REFOUT} is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin. Refer to Figure 5.

Lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance R_L is constant, R_1 simply introduces a gain error and can be removed by gain adjustment of the D/A or system-wide gain calibration. R_2 is part of R_L if the output voltage is sensed at ACOM.

In some applications it is impractical to return the load to the ACOM pin of the D/A converter. Sensing the output voltage at the SYSTEM GROUND point is reasonable, because there is no change in DAC715 ACOM current, provided that

 ${\bf R}_3$ is a low-resistance ground plane or conductor. In this case you may wish to connect DCOM to SYSTEM GROUND as well.

GAIN AND OFFSET ADJUST

Connections Using Potentiometers

GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15-turn potentiometers provide sufficient resolution. Range of adjustment of these trims is at least $\pm 0.3\%$ of Full Scale Range. Refer to Figure 6.

Using D/A Converters

The GAIN ADJUST and OFFSET ADJUST circuits of the DAC715 have been arranged so that these points may be easily driven by external D/A converters. Refer to Figure 7. 12-bit D/A converters provide an OFFSET adjust resolution and a GAIN adjust resolution of $30\mu V$ to $50\mu V$ per LSB step.

Nominal values of GAIN and OFFSET occur when the D/A

converters outputs are at approximately half scale, 0V.

DIGITAL INTERFACE

BUS INTERFACE

The DAC715 has a 16-bit double-buffered data interface with control lines for easy connection to a 16-bit bus. The double-buffered feature permits update of several D/As simultaneously.

 A_0 is the enable control for the DATA INPUT LATCH. A_1 is the enable for the D/A LATCH. WR is used to strobe data into latches enabled by A_0 , and $\overline{A_1}$. Refer to the block diagram of Figure 1 and to Timing Diagram on page 3.

CLR sets the INPUT DATA LATCH and D/A LATCH to $\overline{0000}_{H}$ (5V at the D/A output).

SINGLE-BUFFERED OPERATION




FIGURE 5. System Ground Considerations for High-Resolution D/A Converters.



To operate the DAC715 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting A_0 to DCOM. If A_1 is not used to enable the D/A, it should be connected to DCOM also. For this mode of operation, the width of WR will need to be at least 80ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH.

The digital interface of the DAC715 can be made transparent by asserting A_0 , A_1 , and WR LOW, and asserting CLR HIGH.

TRANSPARENT INTERFACE




FIGURE 6. Manual Offset and Gain Adjust Circuits.






FIGURE 7. Gain and Offset Adjustment Using D/A Converters.





27-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DAC715UB	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC715U B	Samples
DAC715UL	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	DAC715U L	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

27-Feb-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated