

Data Sheet June 23, 2008 FN6321.3

5MHz, Single and Dual Rail-to-Rail Input-Output (RRIO) Op Amps

The ISL28146 and ISL28246 are low-power single and dual operational amplifiers optimized for single supply operation from 2.4V to 5.5V, allowing operation from one lithium cell or two Ni-Cd batteries. They feature a gain-bandwidth product of 5MHz and are unity-gain stable with a -3dB bandwidth of 13MHz.

These devices feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above a 5.0V supply and to within 10mV from ground. The output operation is rail-to-rail.

The parts draw minimal supply current while meeting excellent DC accuracy, AC performance, noise and output drive specifications. The ISL28146 features an enable pin that can be used to turn the device off and reduce the supply current to only $16\mu A$. Operation is guaranteed over -40°C to +125°C temperature range.

Ordering Information

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #			
ISL28146FHZ-T7*	GABS	6 Ld SOT-23	MDP0038			
ISL28146FHZ-T7A*	GABS	6 Ld SOT-23	MDP0038			
ISL28246FBZ	28246 FBZ	8 Ld SOIC	MDP0027			
ISL28246FBZ-T7*	28246 FBZ	8 Ld SOIC	MDP0027			
ISL28246FUZ	8246Z	8 Ld MSOP	MDP0043			
ISL28246FUZ-T7*	8246Z	8 Ld MSOP	MDP0043			
ISL28146EVAL1Z	Evaluation Board - 6 Ld SOT-23					
ISL28246SOICEVAL1Z	Evaluation Board - 8 Ld SOIC					
ISL28246MSOPEVAL1Z	Evaluation Board - 8 Ld MSOP					

*Please refer to TB347 for details on reel specifications NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features


- 5MHz gain bandwidth product @ A_V = 100
- · 13MHz -3db unity gain bandwidth
- 1mA typical supply current (per amplifier)
- 650µV maximum offset voltage
- 16nA typical input bias current
- Down to 2.4V single supply voltage range
- · Rail-to-rail input and output
- Enable pin (ISL28146 only)
- -40°C to +125°C operation
- · Pb-free (RoHS compliant)

Applications

- · Low-end audio
- · 4mA to 20mA current loops
- · Medical devices
- · Sensor amplifiers
- · ADC buffers
- DAC output amplifiers

Pinouts





Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage
Differential Input Current
Differential Input Voltage
Input Voltage
ESD Rating
Human Body Model
Machine Model300V
Charged Device Model

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
6 Ld SOT-23 Package	230
8 Ld SOIC Package	120
8 Ld MSOP Package	160
Output Short-Circuit Duration	
Ambient Operating Temperature Range40°	C to +125°C
Storage Temperature Range 65°	C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$, $T_{A} = +25$ °C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 2)	TYP	MAX (Note 2)	UNIT
DC SPECIFICA	TIONS		<u>'</u>			
V _{OS}	Input Offset Voltage		-650 -750	30	650 750	μV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature			0.3		μV/°C
los	Input Offset Current		-10 -15	0	10 15	nA
lΒ	Input Bias Current		-35 -40	16	35 40	nA
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	90 85	114		dB
PSRR	Power Supply Rejection Ratio	V ₊ = 2.4V to 5.5V	90 85	99		dB
A _{VOL}	Large Signal Voltage Gain	V_O = 0.5V to 4V, R_L = 100k Ω to V_{CM}	600 500	1770		V/mV
		V_O = 0.5V to 4V, R_L = 1k Ω to V_{CM}		140		V/mV
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$ to V_{CM}		3	6 10	mV
		Output low, $R_L = 1k\Omega$ to V_{CM}		70	90 110	mV
		Output high, $R_L = 100 k\Omega$ to V_{CM}	4.99 4.98	4.994		mV
		Output high, $R_L = 1k\Omega$ to V_{CM}	4.92 4.89	4.94		V
I _{S,ON}	Supply Current, Enabled	Per Amplifier		1	1.25 1.4	mA
I _{S,OFF}	Supply Current, Disabled			10	14 16	μΑ

Electrical Specifications

 V_+ = 5V, V_- = 0V, V_{CM} = 2.5V, R_L = Open, T_A = +25°C unless otherwise specified. **Boldface limits apply over the operating temperature range, -40°C to +125°C.** Temperature data established by characterization. **(Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 2)	ТҮР	MAX (Note 2)	UNIT
I _O +	Short-Circuit Output Source Current	$R_L = 10\Omega$ to V_{CM}	48 45	56		mA
I _O -	Short-Circuit Output Sink Current	$R_L = 10\Omega$ to V_{CM}		-54	-48 -45	mA
V _{SUPPLY}	Supply Operating Range	V ₊ to V ₋	2.4		5.5	V
V _{ENH}	EN Pin High Level, ISL28146 Only		2			V
V _{ENL}	EN Pin Low Level, ISL28146 Only				0.8	V
I _{ENH}	EN Pin Input High Current, ISL28146 Only	$V_{\overline{EN}} = V_{+}$		1	1.5 1.6	μА
I _{ENL}	EN Pin Input Low Current, ISL28146 Only	VEN = V-		16	25 30	nA
AC SPECIFICA	TIONS					
GBW	Gain Bandwidth Product	$A_V = 100, R_F = 100kΩ, R_G = 1kΩ$		5		MHz
Unity Gain Bandwidth	-3dB Bandwidth	$A_V = 1, R_F = 0\Omega, R_L = 10k\Omega, V_{OUT} = 10mV_{P-P}$		13		MHz
e _N	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		0.4		μV _{P-P}
	Input Noise Voltage Density	f _O = 1kHz		12		nV/√Hz
i _N	Input Noise Current Density	f _O = 10kHz		0.35		pA/√Hz
CMRR	Input Common Mode Rejection Ratio	f_O = to 120Hz; V_{CM} = 1 V_{P-P} , R_L = 1 $k\Omega$		-90		dB
PSRR- to 120Hz	Power Supply Rejection Ratio (V_)	$V_+, V = \pm 1.2 V$ and $\pm 2.5 V, V_{\mbox{SOURCE}} = 1 V_{\mbox{P-P}},$ $R_L = 1 k \Omega$		-88		dB
PSRR+ to 120Hz	Power Supply Rejection Ratio (V ₊)	V_+,V = ±1.2V and ±2.5V, $V_{\mbox{SOURCE}}$ = 1Vp-p, R_L = 1k Ω		-105		dB
TRANSIENT RE	ESPONSE					
SR	Slew Rate	V_{OUT} = ±1.5V, R_f = 50k Ω , R_G = 50k Ω to V_{CM}		±1.9		V/µs
t _r , t _f , Large	Rise Time, 10% to 90%, V _{OUT}	A_V = +2, V_{OUT} = $2V_{P-P}$, R_g = R_f = R_L = $1k\Omega$ to V_{CM}		0.6		μs
Signal	Fall Time, 90% to 10%, V _{OUT}	A_V = +2, V_{OUT} = $2V_{P-P}$, R_g = R_f = R_L = $1k\Omega$ to V_{CM}		0.5		μs
t _r , t _f , Small Signal	Rise Time, 10% to 90%, V _{OUT}	$\begin{aligned} &A_V = +2, \ V_{OUT} = 10mV_{P-P}, \\ &R_g = R_f = R_L = 1k\Omega \text{ to } V_{CM} \end{aligned}$		65		nS
	Fall Time, 90% to 10%, V _{OUT}	$\begin{aligned} A_V &= +2, \ V_{OUT} = 10mV_{P-P}, \\ R_g &= R_f = R_L = 1k\Omega \text{ to } V_{CM} \end{aligned}$		62		nS
t EN	Enable to Output Turn-on Delay Time, 10% EN to 10% V _{OUT}	$V_{\overline{EN}} = 5V \text{ to } 0V, A_V = +2,$ $R_g = R_f = R_L = 1k\Omega \text{ to } V_{CM}$		5		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% V _{OUT}	$V_{\overline{EN}} = 0V$ to 5V, $A_V = +2$, $R_g = R_f = R_L = 1k\Omega$ to V_{CM}		0.3		μs

NOTE:

2. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

$\textit{Typical Performance Curves} \ \text{V}_{+} = 5 \text{V}, \ \text{V}_{-} = 0 \text{V}, \ \text{V}_{CM} = 2.5 \text{V}, \ \text{R}_{L} = \text{Open}$




FIGURE 1. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES $R_f/R_{\rm q}$




FIGURE 2. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 1k$




FIGURE 3. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 10k$




FIGURE 4. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 100k$




FIGURE 5. GAIN vs FREQUENCY vs RL




FIGURE 6. FREQUENCY RESPONSE vs CLOSED LOOP GAIN

FN6321.3 June 23, 2008

$\textit{Typical Performance Curves} \ \, \text{V}_{+} = 5 \text{V}, \, \text{V}_{-} = 0 \text{V}, \, \text{V}_{CM} = 2.5 \text{V}, \, \text{R}_{L} = \text{Open (Continued)}$




FIGURE 7. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 8. GAIN vs FREQUENCY vs CL




FIGURE 9. CMRR vs FREQUENCY, $V_{+} = 2.4V$ and 5V




FIGURE 10. PSRR vs FREQUENCY, V_+ , $V_- = \pm 1.2V$




FIGURE 11. PSRR vs FREQUENCY, V, V_{+} , $V_{-} = \pm 2.5V$




FIGURE 12. INPUT VOLTAGE NOISE DENSITY vs FREQUENCY

intersil FN6321.3 June 23, 2008

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$ (Continued)




FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY




FIGURE 14. INPUT VOLTAGE NOISE 0.1Hz to 10Hz




FIGURE 15. LARGE SIGNAL STEP RESPONSE




FIGURE 16. SMALL SIGNAL STEP RESPONSE




FIGURE 17. ENABLE TO OUTPUT RESPONSE




FIGURE 18. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE

FN6321.3 June 23, 2008

$\textit{Typical Performance Curves} \ \, \text{V}_{+} = 5 \text{V}, \, \text{V}_{-} = 0 \text{V}, \, \text{V}_{CM} = 2.5 \text{V}, \, \text{R}_{L} = \text{Open (Continued)}$




FIGURE 19. INPUT OFFSET CURRENT vs COMMON-MODE INPUT VOLTAGE




FIGURE 20. SUPPLY CURRENT ENABLED vs TEMPERATURE, $V_+, V_- = \pm 2.5 V$




FIGURE 21. SUPPLY CURRENT DISABLED vs TEMPERATURE, V_+ , $V_- = \pm 2.5 V$




FIGURE 22. V_{OS} (SOT PKG) vs TEMPERATURE, V_+ , $V_- = \pm 2.5 V$




FIGURE 23. V_{OS} (SOT PKG) vs TEMPERATURE, V₊, V₋ = ±1.2V

<u>intersil</u>

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$ (Continued)




FIGURE 24. I_{BIAS+} vs TEMPERATURE, V_+ , $V_- = \pm 2.5V$




FIGURE 25. IBIAS- vs TEMPERATURE, V₊, V₋ = ±2.5V




FIGURE 26. I_{BIAS+} vs TEMPERATURE, V_+ , $V_- = \pm 1.2V$




FIGURE 27. IBIAS- vs TEMPERATURE, V₊, V₋ = ±1.2V




FIGURE 28. I_{OS} vs TEMPERATURE V₊, V₋ = ±2.5V




FIGURE 29. I_{OS} vs TEMPERATURE V_+ , $V_- = \pm 1.2V$

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$ (Continued)




FIGURE 30. CMRR vs TEMPERATURE $V_{CM} = +2.5V$ TO -2.5V, V_+ , $V_- = \pm 2.5V$




FIGURE 31. PSRR vs TEMPERATURE V_+ , $V_- = \pm 1.2 \text{V TO} \pm 2.75 \text{V}$




FIGURE 32. AVOL_vs TEMPERATURE V_+ , $V_- = \pm 2.5V$, $V_O = +2V$, $R_L = 100k$




FIGURE 33. AVOL_vs TEMPERATURE V_+ , $V_- = \pm 2.5V$, $V_O = +2V$, $R_L = 1k$




FIGURE 34. V_{OUT} HIGH vs TEMPERATURE V_{+} , $V_{-} = \pm 2.5V$, $R_{1} = 1k$




FIGURE 35. V_{OUT} LOW vs TEMPERATURE V_+ , V_- = ±2.5V, R_L = 1k

Pin Descriptions

	ISL28246			
ISL28146	(8 Ld SOIC)			
(6 Ld SOT-23)	(8 Ld MSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
4	2 (A) 6 (B)	IN- INA INB	Inverting input	IN- DIN+ Circuit 1
3	3 (A) 5 (B)	IN+ IN+_A IN-+_B	Non-inverting input	See Circuit 1
2	4	V-	Negative supply	V+ CAPACITIVELY COUPLED ESD CLAMP V- Circuit 2
1	1 (A) 7 (B)	OUT OUT_A OUT_B	Output	V+ OUT OUT Circuit 3
6	8	V+	Positive supply	See Circuit 2
5		EN	Chip enable	LOGIC V- Circuit 3

Applications Information

Introduction

The ISL28146 and ISL28246 are single and dual channel rail-to-rail input, output (RRIO) micropower precision operational amplifiers. The parts are designed to operate from single supply (2.4V to 5.0V) or dual supply ($\pm 1.2V$ to $\pm 2.75V$). The parts have an input common mode range that extends 0.25V above the positive rail and down to the negative supply rail. The output operation can swing within about 3mV of the supply rails with a $100k\Omega$ load.

Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The ISL28146 and ISL28246 achieve input rail-to-rail operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range gives an undistorted behavior from typically down to the negative rail and up to 0.25V higher than the V+ rail.

Rail-to-Rail Output

A pair of complementary MOS devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The ISL28146 and ISL28246 with a $100 k\Omega$ load will swing to within 3mV of the positive supply rail and within 3mV of the negative supply rail.

Results of Over-Driving the Output

Caution should be used when over-driving the output for long periods of time. Over-driving the output can occur in two ways:

- 1. The input voltage times the gain of the amplifier exceeds the supply voltage by a large value.
- 2. The output current required is higher than the output stage can deliver. These conditions can result in a shift in the Input Offset Voltage (V_{OS}) as much as $1\mu V/hr$. of exposure under these conditions.

IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals ("Pin Descriptions" on page 10 - Circuit 1). For applications where the input differential voltage is expected to exceed 0.5V, an

external series resistor must be used to ensure the input currents never exceed 5mA (Figure 36).




FIGURE 36. INPUT CURRENT LIMITING

Enable/Disable Feature

The ISL28146 offers an $\overline{\text{EN}}$ pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically $10\mu\text{A}$ at room temperature. The $\overline{\text{EN}}$ pin has an internal pull-down. If left open, the $\overline{\text{EN}}$ pin will pull to the negative rail and the device will be enabled by default. When not used, the $\overline{\text{EN}}$ pin should either be left floating or connected directly to the -V pin.

By disabling the part, multiple ISL28146 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the \overline{EN} pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. Note that feed through from the IN+ to IN- pins occurs on any Mux Amp disabled channel where the input differential voltage exceeds 0.5V (e.g., active channel $V_{OUT}=1V$, while disabled channel $V_{IN}=GND$), so the mux implementation is best suited for small signal applications. If large signals are required, use series IN+ resistors, or a large value R_F , to keep the feed through current low enough to minimize the impact on the active channel. See "Limitations of the Differential Input Protection" on page 11.

Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the input current never exceeds 5mA. For non-inverting unity gain applications, the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback (RF) and gain setting (RG) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

- During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.
- When the amplifier is disabled but an input signal is still
 present. An R_L or R_G to GND keeps the IN- at GND, while
 the varying IN+ signal creates a differential voltage. Mux
 Amp applications are similar, except that the active
 channel V_{OLIT} determines the voltage on the IN- terminal.
- 3. When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the V_{OLIT} can't keep

FN6321.3
June 23, 2008

up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below $1.9V/\mu s$, or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled I_{CC} .

Using Only One Channel

The ISL28246 is a dual op amp. If the application only requires one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (Figure 37).



FIGURE 37. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Current Limiting

These devices have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

It is possible to exceed the $+125^{\circ}\text{C}$ maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)

12

where:

- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Supply voltage (Magnitude of V₊ and V₋)
- I_{MAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application

R_L = Load resistance

ECG/EEG AMPLIFIER APPLICATION CIRCUIT

ECG and EEG amplifiers must extract millivolt low frequency AC signals from the skin of the patient while rejecting AC common mode interference and static DC potentials created at the electrode-to-skin interface. In Figure 38, the EL8171 Instrumentation amplifier (U1) and the ISL28146 (U2) form a differential input, high impedance high pass patient lead amplifier. U2, RF1 and CF1 form a low pass active feedback amplifier. Inserting this amplifier in the feedback loop results in a high pass frequency response in the forward direction. The corner frequency is given by Equation 3:

$$f - HPF_{-3dB} = 1/[2*\pi*RF1*CF1]$$
 (EQ. 3)

Voltage dividers R_1 through R_2 and R_3 through R_4 set the overall amplifier pass-band gain. Unwanted DC offsets appearing at the patient leads are cancelled by U2 at U1A's inverting input. Resistor divider pair, R_3 through R_4 define the maximum input DC level that is cancelled, and is given by Equation 4:

$$V_{INDC} = V + [R_4/(R_3 + R_4)]$$
 (EQ. 4)

In the passband range, U1B's gain is +1 and the total signal gain is defined by the divider ratios according to Equation 5:

$$\label{eq:Vout} \begin{aligned} \text{V}_{\text{OUT}} \text{U1Gain} &= \text{V}_{\text{OUT}} / \text{V}_{\text{IN}} = [(\text{R}_1 + \text{R}_2) / \text{R}_2]^* [(\text{R}_3 + \text{R}_4) / \text{R}_4] \\ & (\text{EQ. 5} \end{aligned}$$

The gain bandwidth product of the differential amplifier U1 determines the frequency response limit. Reference amplifiers U3A and U3B form a DC feedback loop that supplies a reference voltage drive to the patient to establish a common mode DC reference for the differential amplifiers. The voltage at the V_{CM} sense electrode is maintained at the reference voltage set by RF1-RF2.

With the values shown in Figure 38, the performance parameters are:

- 1. Supply Voltage range = +2.4V to +5.5V
- 2. Total supply current draw @ +5V = 1.3mA (typ)
- 3. Common-mode reference voltage $(V_{CM}) = V + /2$
- 4. Max DC Input Offset Voltage = $V_{CM} \pm 0.18V$ to $\pm 0.41V$
- 5. Passband Gain = 425V/V
- Lower -3dB Frequency = 0.05Hz







FIGURE 38. ECG/EEG AMPLIFIER

SOT-23 Package Family







MDP0038

SOT-23 PACKAGE FAMILY


	MILLIM		
SYMBOL	SOT23-5	SOT23-6	TOLERANCE
Α	1.45	1.45	MAX
A1	0.10	0.10	±0.05
A2	1.14	1.14	±0.15
b	0.40	0.40	±0.05
С	0.14	0.14	±0.06
D	2.90	2.90	Basic
E	2.80	2.80	Basic
E1	1.60	1.60	Basic
е	0.95	0.95	Basic
e1	1.90	1.90	Basic
L	0.45	0.45	±0.10
L1	0.60	0.60	Reference
N	5	6	Reference


Rev. F 2/07


NOTES:

- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES


Rev. M 2/07


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Mini SO Package Family (MSOP)









16

MDP0043 MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
Α	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. D 2/07

NOTES:

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
- Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com