

AERO™**+ TRANSCEIVER FOR GSM AND GPRS WIRELESS COMMUNICATIONS**

Features

- Low-IF receiver:
	- Dual or triple-band LNA
- Image-reject down-converter
- Universal baseband interface:
	- Digital IF to baseband converter
	- Channel filter and gain control
	- Analog or digital I/Q interface
- Offset-PLL transmitter:
	- Integrated TX VCO and loop filter
- Dual RF synthesizer:
	- Integrated RF and IF VCOs, loop filters, varactors, and resonators
- Integrated reference oscillator:
	- 13 or 26 MHz operation
- **Applications**
- Multi-band GSM/GPRS digital cellular handsets
- Multi-band GPRS data modems and terminals

Description

The AeroTM+ transceiver is a complete RF front end for multi-band GSM and GPRS wireless communications. No external IF SAW filter or VCO modules are required as all functions are completely implemented onchip, resulting in a dramatic reduction of board area and component count. The Aero+ transceiver includes a digitally-controlled crystal oscillator (DCXO) that completely integrates the reference oscillator and varactor.

Functional Block Diagram

Patents pending

GPRS Class 12 compliant CMOS process technology Low profile packages:

Quad-band support:

 \bullet DCS 1800 Class 1 \bullet PCS 1900 Class 1

• GSM 850 Class 4, small MS • E-GSM 900 Class 4, small MS

- \bullet Si4200: 5 x 5 mm MLP32
- \bullet Si4201: 4 x 4 mm MLP20
- \bullet Si4134T: 5 x 5 mm MLP32
- 3-wire serial interface
- 2.7 V to 3.0 V operation

TABLE OF CONTENTS

Section Page

Electrical Specifications

Table 1. Recommended Operating Conditions1,2

Notes:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at 2.85 V and an operating temperature of 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated.

2. Supply voltage difference specification applies to power supply pins per IC.

Table 2. Absolute Maximum Ratings1,2

Parameter	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to 3.3	V
Input Current ³	^I IN	±10	mA
Input Voltage ³	V_{IN}	-0.3 to $(V_{DD} + 0.3)$	v
Operating Temperature	${\mathsf T}_{\mathsf {OP}}$	-40 to 95	$^{\circ}C$
Storage Temperature	${\mathsf T}_{\text{STG}}$	-55 to 150	$^{\circ}C$
RF Input Level ⁴		10	dBm

Notes:

1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The Si4200 and Si4134T devices are high-performance RF integrated circuits with an ESD rating of < 2 kV. Handling and assembly of these devices should only be done at ESD-protected workstations.

3. For signals SCLK, SDI, SEN, PDN, XIN, XEN, XTALEN, and XDRVEN.

4. At SAW filter output for all bands.

Table 3. DC Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Notes:

1. Measured with load on XOUT pin of 10 pF and f_{REF} = 13 MHz. Limits with XEN = 1 guaranteed by characterization.

2. RF1 VCO is used for receive mode, RF2 and IF VCOs are used for transmit mode. Center frequencies for each VCO are as follows: RF1 = <u>1.9 </u>GHz, R<u>F2 =</u> 1.35 GHz, IF = 825 MHz, f_{REF} = 13 MHz.

3. For pins SCLK, SDI, SEN, XEN, PDN, XDRVEN, and XTALEN.

4. For pins SDO and XOUT.

5. For pins DIAG1 and DIAG2.

Table 4. AC Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

2. For pins CKN, CKP, ION, and IOP.

Figure 1. SCLK Timing Diagram

Figure 2. PDN Timing Diagram

Figure 3. Serial Interface Write Timing Diagram

Figure 4. Serial Interface Read Timing Diagram

Table 5. Receiver Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Table 5. Receiver Characteristics (Continued)

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Notes:

1. GSM input pins RFIGP and RFIGN. DCS input pins RFIDP and RFIDN. PCS input pins RFIPP and RFIPN. On the Si4200DB, the PCS input should be used for either PCS 1900 or DCS 1800 bands.

2. Measurement is performed with a 2:1 balun (50 Ω input, 200 Ω balanced output) and includes matching network and PCB losses. Measured at max gain (AGAIN[2:0] =100b, LNAG[1:0] = 01b, LNAC[1:0] = 01b) unless otherwise noted. Noise figure measurements are referred to 290 °K. Insertion loss of the balun is removed.

- **3.** Specifications guaranteed by characterization.
- **4.** Input signal at balun is -102 dBm. SNR at baseband output is 9 dB.
- **5.** AGAIN[2:0]=000b, LNAG[1:0] = 01b, LNAC[1:0] = 01b.
- **6.** AGAIN[2:0]=000b, LNAG[1:0] = 00b, LNAC[1:0] = 00b.
- **7.** Voltage gain is defined as the differential rms voltage at the RXIP/RXIN pins or RXQP/RXQN pins divided by the rms voltage at the balun input with DACFS[1:0] = 01 and CSEL = 1. Gain is 1.5 dB higher with CSEL = 0. Minimum and maximum values do not include the variation in the Si4201 DAC full scale voltage (also see Maximum Differential Output Voltage specification).
- **8.** Voltage gain is defined as the differential rms voltage at the LNA output divided by the rms voltage at the balun output.
- **9.** Output pins RXIP, RXIN, RXQP, RXQN.
- **10.** The baseband signal path is entirely digital. Gain, phase, and offset errors at the baseband outputs are because of the Si4201 D/A converters. Offsets can be measured and calibrated out. See ZERODEL[2:0] in the register description.
- **11.** Group delay is measured from antenna input to baseband outputs. Differential group delay is measured in-band.
- **12.** Includes settling time of the Si4134T frequency synthesizer with 13 MHz DCXO output settled. Settling to 5 degrees phase error measured at RXIP, RXIN, RXQP, and RXQN pins.

Figure 6. Receive Path Passband Magnitude Response (CSEL = 0)

Figure 7. Receive Path Passband Group Delay (CSEL = 0)

Figure 9. Receive Path Passband Magnitude Response (CSEL = 1)

Figure 10. Receive Path Passband Group Delay (CSEL = 1)

Table 6. Transmitter Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Table 6. Transmitter Characteristics (Continued)

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

- **1.** Measured at RFOG pin.
- **2.** Measured at RFOD pin.
- **3.** Input pins TXIP, TXIN, TXQP, and TXQN.
- **4.** Differential Input Swing is programmable with the BBG[1:0] bits in Register 04h. Program these bits to the closest appropriate value. The I/Q Input Resistance scales inversely with the BBG[1:0] setting.
- **5.** Specifications are guaranteed by characterization.
- **6.** Measured with pseudo-random pattern. Carrier power and noise power < 1.8 MHz measured with 30 kHz RBW. Noise power \geq 1.8 MHz measured with 100 kHz RBW.
- **7.** Measured with all 1s pattern.
- **8.** Including settling time of the Si4134T frequency synthesizer with 13 MHz DCXO output settled. Settling time measured at the RFOD and RFOG pins to 0.1 ppm frequency error.

Table 7. Frequency Synthesizer Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = –20 to 85 °C)

Table 7. Frequency Synthesizer Characteristics (Continued)

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Notes:

1. For the GSM input, the RF1 VCO is divided by two on the Si4200. During transmit, the IF VCO is divided by two on the Si4200. These tuning ranges are guaranteed provided the VCOs on the Si4134T are properly centered during the PC board design phase. See "AN49: Aero Transceiver PCB Layout Guidelines" for more information.

- **2.** See ["VCO Inductor Design" on page 22](#page-21-0).
- **3.** Specifications are guaranteed by characterization.

Table 8. Reference Oscillator (DCXO) Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Notes:

1. See "AN49: Aero Transceiver PCB Layout Guidelines" for suggested layout.

2. Allowable manufacturing tolerance of $\pm 10\%$ from typical value.

3. Crystal accuracy over temperature range.

- **4.** Specifications guaranteed when using a crystal that conforms to f_{REF} = 13 MHz, C_L = 8 pF, S = 22.5 ppm/pF, Δf_{OFF} = ±10 ppm, and Δf_{TOL} = ±10 ppm.
- **5.** Average step size over CDAC codes 0 to 63.

Typical Triple-Band Application Schematic

- 1. Connect GND pad on bottom of U1-U3 to GND.
- **2.** All V_{DD} pins may be fed from a single supply or regulator.
3. For dual-band designs, the DCS LNA input pins (U1 pins)
- For dual-band designs, the DCS LNA input pins (U1 pins 19–20) should be grounded. For a complete pinout, see "Pin [Descriptions: Si4200DB-BM" on page 39.](#page-38-0)
- 4. See "AN49: Aero Transceiver PCB Layout Guidelines" for details on the following:
	- LNA matching network (C1–C6, L1–L3). Values should be custom tuned for a specific PCB layout and SAW filter to optimize performance.
	- Differential traces between the SAW filters (Z1-Z3) and transceiver (U1) pins 17-22.
	- Detailed SAW filter (Z1-Z3) requirements.
	- L4 and PCB inductor trace L5 for frequency synthesizer (U3) pins 1–2 and 20–21.
	- CKP/CKN and IOP/ION differential traces between transceiver (U1) pins 1–4 and baseband interface (U2) pins 9–12.
	- X1 connection to U3 pins 11-12.
- **5.** XEN, XDRVEN, and XTALEN are recommended to be tied together and controlled simultaneously.

Bill of Materials

Functional Description

Figure 11. Aero+ Transceiver Block Diagram

The Aero+ transceiver is the industry's most integrated RF front end for multi-band GSM/GPRS digital cellular handsets and wireless data modems. The chipset consists of the Si4200 GSM transceiver, Si4201 universal baseband interface, and Si4134T dual RF synthesizer with an integrated digitally-controlled crystal oscillator (DCXO). The highly integrated solution eliminates the IF SAW filter, external low noise amplifiers (LNAs) for three bands, transmit and RF voltage-controlled oscillator (VCO) modules, and more than 60 other discrete components found in conventional designs.

The high level of integration combined with micro leadframe package (MLP) technology and fine line CMOS process technology results in a solution with 50% less area and 80% fewer components than competing solutions. A triple-band GSM transceiver using the Aero+ chipset can be implemented with 19 components in less than 2 cm² of board area. This level of integration is an enabling force in lowering the cost, simplifying the design and manufacturing, and shrinking the form factor in next-generation GSM/GPRS voice and data terminals.

The receive section uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and

reduced complexity. The universal baseband interface is compatible with any supplier's baseband subsystem.

The transmit section is a complete up-conversion path from the baseband subsystem to the power amplifier, and uses an offset phase-locked loop (PLL) with a fully integrated transmit VCO. The frequency synthesizer uses Silicon Laboratories' proven technology that includes integrated RF and IF VCOs, varactors, and loop filters.

The unique integer-N PLL architecture used in the Si4134T produces a transient response superior in speed to fractional-N architectures without suffering the high phase noise or spurious modulation effects often associated with those designs. This fast transient response makes the Aero+ chipset well suited to GPRS multi-slot applications where channel switching and settling times are critical.

While conventional solutions use BiCMOS or other bipolar process technologies, the Aero+ chipset is the industry's first cellular transceiver to be implemented in a 100% CMOS process. This brings the cost savings and extensive manufacturing capacity of CMOS to the GSM market.

Receive Section

Figure 12. Receiver Block Diagram

The Aero+ transceiver uses a low-IF receiver architecture that allows for the on-chip integration of the channel selection filters, eliminating the external RF image reject filters and the IF SAW filter required in conventional superheterodyne architectures. Compared to a direct-conversion architecture, the low-IF architecture has a much greater degree of immunity to dc offsets that can arise from RF local oscillator (RFLO) self-mixing, 2nd-order distortion of blockers, and device 1/f noise. This relaxes the common-mode balance requirements on the input SAW filters and simplifies PC board design and manufacturing.

The Si4200 integrates three differential-input LNAs. The GSM input supports the GSM 850 (869-894 MHz) or E-GSM 900 (925-960 MHz) bands. The DCS input supports the DCS 1800 (1805 $-$ 1880 MHz) band. The PCS input supports the PCS 1900 (1930–1990 MHz) band. For quad-band designs, SAW filters for the GSM 850 and E-GSM 900 bands should be connected to a balanced combiner which drives the GSM input for both bands. For dual-band designs using the Si4200DB-BM, the PCS input should be used for either DCS 1800 or PCS 1900 bands.

The LNA inputs are matched to the 200 Ω balancedoutput SAW filters through external LC matching networks. See "AN49: Aero Transceiver PCB Layout Guidelinesî for details. The LNA gain is controlled with the LNAG[1:0] and LNAC[1:0] bits in register 05h.

A quadrature image-reject mixer downconverts the RF signal to a 100 kHz intermediate frequency (IF) with the RFLO from the Si4134T frequency synthesizer. The RFLO frequency is between 1737.8 and 1989.9 MHz, and is divided by two in the Si4200 for GSM 850 and E-

GSM 900 modes. The mixer output is amplified with an analog programmable gain amplifier (PGA), which is controlled with the AGAIN[2:0] bits in register 05h. The quadrature IF signal is digitized with high resolution A/D converters (ADCs).

The Si4201 downconverts the ADC output to baseband with a digital 100 kHz quadrature LO signal. Digital decimation and IIR filters perform channel selection to remove blocking and reference interference signals. The response of the IIR filter is programmable to a high selectivity setting $(CSEL = 0)$ or a low selectivity setting (CSEL = 1). The low selectivity filter has a flatter group delay response that may be desirable where the final channelization filter is in the baseband chip. After channel selection, the digital output is scaled with a digital PGA, which is controlled with the DGAIN[5:0] bits in register 05h.

The LNAG[1:0], LNAC[1:0], AGAIN[2:0] and DGAIN[5:0] bits must be set to provide a constant amplitude signal to the baseband receive inputs. See "AN51: Aero Transceiver AGC Strategy" for more details.

DACs drive a differential analog signal onto the RXIP, RXIN, RXQP, and RXQN pins to interface to standard analog-input baseband ICs. No special processing is required in the baseband for offset compensation or extended dynamic range. The receive and transmit baseband I/Q pins can be multiplexed together into a 4 wire interface. The common mode level at the receive I and Q outputs is programmable with the DACCM[1:0] bits, and the full scale level is programmable with the DACFS[1:0] bits in register 12h.

Transmit Section

Figure 13. Transmitter Block Diagram

The transmit (TX) section consists of an I/Q baseband upconverter, an offset phase-locked loop (OPLL), and two output buffers that can drive external power amplifiers (PA): one for the GSM 850 (824 to 849 MHz) and E-GSM 900 (880 to 915 MHz) bands and one for the DCS 1800 (1710 to 1785 MHz) and PCS 1900 (1850 to 1910 MHz) bands. The OPLL requires no external filtering to attenuate transmitter noise or spurious signals in the receive band, saving both cost and power. Additionally, the output of the transmit VCO (TXVCO) is a constant-envelope signal that reduces the problem of spectral spreading caused by non-linearity in the PA.

A quadrature mixer upconverts the differential in-phase (TXIP, TXIN) and quadrature (TXQP, TXQN) signals with the IFLO to generate a SSB IF signal that is filtered and used as the reference input to the OPLL. The Si4134T generates the IFLO frequency between 766 and 896 MHz. The IFLO is divided by two to generate the quadrature LO signals for the quadrature modulator, resulting in an IF between 383 and 448 MHz. For the E-GSM 900 band, two different IFLO frequencies are required for spur management. Therefore, the IF PLL must be programmed per channel in the E-GSM 900 band. The IFLO frequencies are defined in [Table 6 on](#page-11-0) [page 12.](#page-11-0)

The OPLL consists of a feedback mixer, a phase detector, a loop filter, and a fully integrated TXVCO. The TXVCO is centered between the DCS 1800 and PCS 1900 bands, and its output is divided by two for the GSM 850 and E-GSM 900 bands. The Si4134T generates the RFLO frequency between 1272 and 1483 MHz. To allow a single VCO to be used for the

RFLO, high-side injection is used for the GSM 850 and E-GSM 900 bands, and low-side injection is used for the DCS 1800 and PCS 1900 bands. The I and Q signals are automatically swapped within the Si4200 when switching bands. Additionally, the SWAP bit in register 03h can be used to manually exchange the I and Q signals.

Low-pass filters before the OPLL phase detector reduce the harmonic content of the quadrature modulator and feedback mixer outputs. The cutoff frequency of the filters is programmable with the FIF[3:0] bits in register 04h and should be set to the recommended settings detailed in the register description.

Frequency Synthesizer

Figure 14. Si4134T Frequency Synthesizer Block Diagram

The Si4134T dual frequency synthesizer is a monolithic CMOS integrated circuit that performs IF and RF synthesis. An integrated digitally-controlled crystal oscillator (DCXO) is provided to generate the reference clock. The DCXO allows the use of a standard crystal resonator, avoiding the need for a crystal oscillator module.

Two complete PLLs are integrated including VCOs, varactors, resonators, loop filters, reference and VCO dividers, and phase detectors. Differential outputs for the IF and RF PLLs are provided for direct connection to the Si4200 transceiver IC. The RF PLL uses two multiplexed VCOs. The RF1 VCO is used for receive mode, and the RF2 VCO is used for transmit mode. The IF PLL is used only during transmit mode and uses a single VCO.

The IF and RF output frequencies are set by programming the N-Divider registers, N_{RF1} , N_{RF2} , and $N_{IF.}$ Programming the N-Divider register for either RF1 or RF2 automatically selects the proper VCO. The output frequency of each PLL is as follows:

 $f_{\text{OUT}} = N \times f_{\phi}$

A programmable divider in the input stage allows either a 13 or 26 MHz reference frequency depending on the choice of crystal. When configured for 26 MHz operation using a TCXO, the DIV2 bit in Register 31h

should be set appropriately. The RF PLL phase detector update rate (f_φ) can be programmed with the RFUP bit in Register 31h to either f_{ϕ} = 100 kHz or f_{ϕ} = 200 kHz. Receive mode should use f_{ϕ} = 100 kHz in DCS 1800 and PCS 1900 bands, and f_{ϕ} = 200 kHz in the GSM 850 and E-GSM 900 bands. For transmit modes, the RF2 and IF PLL phase detector update rates should always be configured for f_{ϕ} = 200 kHz.

VCO Inductor Design

Determining L_{EXT}

The center frequencies for the RF2, and IF VCOs in the Si4134T are set using an external inductance (L_{FXT}) . It is very important that L_{EXT} be properly designed to ensure maximum manufacturing margin for the desired VCO frequency tuning ranges. Because the total tank inductance is in the low nH range, the inductance of the package (L_{PKG}) must be considered in determining the correct external inductance.

[Figure 15](#page-21-1) shows the detailed configuration of the integrated VCOs. The total inductance (L_{TOT}) of each VCO is the sum of the external inductance (L_{EXT}) and the package inductance (L_{PKG}) . The total capacitance (C_{TOT}) of each VCO is the sum of the self tuning capacitance (C_{TUNE}) , the PLL varactor capacitance (C_{VAR}) , and the fixed capacitance (C_{FIX}) . The nominal capacitance (C_{NOM}) of each VCO is calculated with C_{TUNE} and C_{VAR} at their center values. C_{NOM} and L_{PKG} values are defined in [Table 7 on page 14.](#page-13-0)

The center frequency is calculated as follows:

$$
f_{\text{CEN}} = \frac{1}{2\pi\sqrt{C_{\text{NOM}}(L_{\text{PKG}} + L_{\text{EXT}})}}
$$

The value for the external inductor is determined by the following:

$$
L_{\text{EXT}} = \frac{1}{\left(2\pi f_{\text{CEN}}\right)^2 C_{\text{NOM}}} - L_{\text{PKG}}
$$

where f_{CEN} = desired center frequency of VCO.

 C_{NOM} = nominal capacitance from [Table 7.](#page-13-0)

 L_{PKG} = package inductance from [Table 7.](#page-13-0)

 L_{EXT} = external inductance required.

Table 9. VCO f_{CFN} Values (MHz)

Supported Bands	$RF1*$	RF ₂ VCO VCO VCO	IF
European Dual-Band (900/1800)		1862 1341	782
Triple-Band (900/1800/1900)	1897	1381	810
Quad-Band (850/900/1800/1900) or North American Dual Band (850/1900)	1864	1378	831
*Note: L_{EXT} is set internally.			

Table 10. VCO LEXT Values (nH)

For example, the RF2 VCO for a triple-band design requires f_{CEN} = 1381 MHz. [Table 7 on page 14](#page-13-0) shows C_{NOM} = 4.8 pF and L_{PKG} = 2.02 nH for the RF2 VCO. The previous equation shows $L_{EXT} = 0.75$ nH should be connected between the RFLC and RFLD pins.

See "AN49: Aero Transceiver PCB Layout Guidelines" for details on how to implement and verify the proper value of L_{FXT} .

DCXO Overview

The Si4134T integrates the DCXO circuitry required to generate a precise system reference clock using only an external crystal resonator. (See [Figure 16.](#page-22-1)) An internal digitally programmable capacitor array (CDAC) provides a coarse method of adjusting the reference frequency in discrete steps. An integrated analog varactor (CVAR) allows for a fine and continuous adjustment of the reference frequency by an external control voltage (XAFC). This control voltage is supplied by the AFC DAC on the baseband IC. The complete DCXO solution effectively replaces the TCVCXO module typically required to provide a 13 or 26 MHz reference clock for the system. The Si4134T generates a single-ended 13 or 26 MHz output (XDRV) to drive the Si4201, and the Si4201 then buffers a 13 or 26 MHz reference clock (XOUT) to be sent to other system components such as the baseband. The complete circuit is shown in the ["Typical Triple-Band Application](#page-15-0) [Schematic" on page 16.](#page-15-0)

DCXO Tuning

The DCXO uses the CDAC and the CVAR to correct for both static and dynamic frequency errors, respectively. To compensate for crystal systematic offset error, the CDAC ensures a minimum of ± 10 ppm frequency adjustment capability. The CDAC is programmed using register 28h.

The CDAC[5:0] register (register 28) may be programmed during powerup or after an initial calibration. Periodic adjustments to compensate for aging may also be performed over time to ensure accuracy.

The baseband determines the appropriate frequency adjustment based on the receipt of the FCCH burst. The baseband then adjusts the XAFC voltage using the baseband AFC DAC (12 or 13-bit), which controls the varactor on the Si4134T.

The baseband AFC DAC can adjust CVAR to correct for frequency variations caused by temperature drift. The step size per bit depends on the resolution of the AFC DAC and its output voltage range.

DCXO Crystal Selection

The tuning range specifications listed in [Table 8 on](#page-14-0) [page 15](#page-14-0) for CDAC and CVAR assume that Aero+ is used with a crystal that conforms to the crystal parameters listed in the same table. Other crystals may be used with Aero+ for cost and/or performance reasons. For example, using a higher sensitivity crystal extends the CVAR and the CDAC frequency compensation range. However, care must be taken when using a more sensitive crystal because other system parameters are affected. Contact Silicon Laboratories' applications support for assistance in specifying other crystals.

Figure 16. DCXO System Signal Routing Diagram

Serial Interface

A three-wire serial interface is provided to allow an external system controller to write the control registers for dividers, receive path gain, powerdown settings, and other controls. The serial control word is 24 bits in length, comprised of an 18-bit data field and a 6-bit address field as shown in [Figure 17.](#page-23-3) A single logical register space is shared among the three chips, which is summarized in [Table 11 on page 25](#page-24-1).

Figure 17. Serial Interface Format

The serial interface pins are intended to be connected in parallel to both the Si4201 and the Si4134T. Serial control is relayed from the Si4201 to the Si4200 over the signal interface (IOP/ION and CKP/CKN pins). All registers must be written when the PDN pin is asserted (low), except for Register 22h. All serial interface pins should be held at a constant level during receive and transmit bursts to minimize spurious emissions. This includes stopping the SCLK clock. A timing diagram for the serial interface is shown in [Figure 3 on page 7](#page-6-0).

When the serial interface is enabled (i.e., when SEN is low), data and address bits on the SDI pin are clocked into an internal shift register on the rising edge of SCLK. Data in the shift register is then transferred on the rising edge of SEN into the internal data register addressed in the address field. The internal shift register ignores any leading bits before the 24 required bits. The serial interface is disabled when SEN is high.

Optionally, registers can be read as illustrated in [Figure 4 on page 7](#page-6-1). The serial output data appears on the SDO pin after writing the revision register with the address to be read. SDO is enabled when PDN = 0 on the Si4201 and when $PDN = 1$ on the Si4134T, allowing the SDO pin to be shared. Writing to any of the registers causes the function of SDO to revert to its previously programmed function.

XDRV Buffer

To supply a frequency adjusted reference clock to the Si4201, the XDRVEN pin on the Si4134T must be high. When held low, the Si4134T is fully operational, but no reference signal (either 13 or 26 MHz) is sourced from the XDRV pin.

The XTALEN signal controls the powerup state of the DCXO and must be enabled (XTALEN = 1) before the XDRV signal can be sourced.

XOUT Buffer

The Si4201 contains a reference clock buffer to drive the baseband input. The clock signal from the Si4134T is capacitively coupled to the XIN pin on the Si4201. To achieve complete powerdown during sleep, the XEN pin must be set low, the XBUF bit in Register 12 must be set to 0, and the XPD1 bit in Register 11 must be set to 1. During normal operation, these bits should set to their default values.

The XOUT buffer is a CMOS driver stage with approximately 250 Ω of series resistance. This buffer is enabled when the XEN hardware control (pin 13 on the Si4201) is set high, independent of the PDN control pin.

Control Registers

Table 11. Register Summary

- **1.** Any register not listed here is reserved and should not be written. Writing to reserved registers may result in unpredictable behavior.
- **2.** Master registers 20h to 24h simplify programming the Aero+ transceiver to support initiation of receive (RX) and transmit (TX) operations with only two register writes.
- **3.** See "AN50: Aero Transceiver Programming Guide" for detailed instructions on register programming.

Register 00h. Revision/Read (Si4200)

Note: Registers on the Si4200 can be read by writing this register with the address of the register to be read.

Register 01h. Reset (Si4200/Si4201)

Note: Calibration must be performed each time the power supply is applied. To initiate the calibration mode, set MODE[1:0] = 10, and pulse the PDN pin high for at least 150 μ s.

Register 03h. Configuration (Si4200)

Register 04h. Transmit Control (Si4200)

Register 05h. Receive Gain (Si4200/Si4201)

Register 10h. Revision/Read (Si4201)

Note: Registers on the Si4201 can be read by writing this register with the address of the register to be read.

Register 11h. Configuration (Si4201)

Register 12h. DAC Configuration (Si4201)

Register 19h. Reserved (Si4201)

Register 20h. RX Master #1

Notes:

- **1.** See registers 03h and 33h for bit definitions.
- **2.** When this register is written, the PDIB bit automatically sets to 0, the PDRB bit is set to 1, and the RFUP bit is set as a function of RXBAND[1:0].

Register 21h. RX Master #2

Note: See registers 05h and 11h for bit definitions.

Register 22h. RX Master #3

Notes:

- **1.** See register 05h for bit definitions.
- **2.** The DGAIN[5:0] in Register 22h can be changed without powering down.

Register 23h. TX Master #1

- **1.** See registers 03h and 34h for bit definitions.
- **2.** When this register is written, the PDIB bit automatically sets to 1, and the PDRB bit is set to 1.

Register 24h. TX Master #2

Note: See registers 04h and 35h for bit definitions.

Register 28h. CDAC (Si4134T)

Register 30h. Revision/Read (Si4134T)

Note: Registers on the Si4134T can be read by writing this register with the address of the register to be read.

Register 31h. Main Configuration (Si4134T)

Register 32h. Powerdown (Si4134T)

Register 33h. RF1 N Divider (Si4134T)

Register 34h. RF2 N Divider (Si4134T)

Register 35h. IF N Divider (Si4134T)

Pin Descriptions: Si4200-BM

Pin Descriptions: Si4200DB-BM

Pin Descriptions: Si4201-BM

Top View

Pin Descriptions: Si4134T-BM

Top View

Ordering Guide

Package Outline: Si4200-BM and Si4200DB-BM

[Figure 18](#page-42-1) illustrates the package details for the Si4200-BM and Si4200DB-BM. [Table 12](#page-42-2) lists the values for the dimensions shown in the illustration.

Top View Side View

Bottom View

Table 12. Package Dimensions

- **1.** Dimensioning and tolerances conform to ASME Y14.5M. 1994
- **2.** Package warpage MAX 0.05 mm.
- **3.** "b" applies to plated terminal and is measured between 0.20 and 0.25 mm from terminal TIP.
- **4.** The package weight is approximately 68 mg.
- **5.** The mold compound for this package has a flammability rating of UL94-V0 with an oxygen index of 28 minimum/54 typical.
- **6.** The recommended reflow profile for this package is defined by the JEDEC-020B Small Body specification.

Package Outline: Si4201-BM

[Figure 19](#page-43-1) illustrates the package details for the Si4201-BM. [Table 13](#page-43-2) lists the values for the dimensions shown in the illustration.

Top View Side View

Bottom View

Figure 19. 20-Pin Micro Leadframe Package (MLP)

Table 13. Package Dimensions

- **1.** Dimensioning and tolerances conform to ASME Y14.5M. 1994
- **2.** Package warpage MAX 0.05 mm.
- **3.** "b" applies to plated terminal and is measured between 0.20 and 0.25 mm from terminal TIP.
- **4.** The package weight is approximately 42 mg.
- **5.** The mold compound for this package has a flammability rating of UL94-V0 with an oxygen index of 28 minimum/54 typical.
- **6.** The recommended reflow profile for this package is defined by the JEDEC-020B Small Body specification.

Package Outline: Si4134T-BM

[Figure 18](#page-42-1) illustrates the package details for the Si4134T-BM. [Table 12](#page-42-2) lists the values for the dimensions shown in the illustration.

Top View Side View

Bottom View

Table 14. Package Dimensions

- **1.** Dimensioning and tolerances conform to ASME Y14.5M. 1994
- **2.** Package warpage MAX 0.05 mm.
- **3.** "b" applies to plated terminal and is measured between 0.20 and 0.25 mm from terminal TIP.
- **4.** The package weight is approximately 66 mg.
- **5.** The mold compound for this package has a flammability rating of UL94-V0 with an oxygen index of 28 minimum/54 typical.
- **6.** The recommended reflow profile for this package is defined by the JEDEC-020B Small Body specification.

Document Change List

Revision 1.0 to Revision 1.1

- This document corresponds to the following:
	- Si4200DB revision E (dual band LNA) or Si4200 revision F (triple band LNA)
	- Si4201 revision C
	- Si4134T revision A
- ["Bill of Materials" on page 17](#page-16-0)
	- Updated L1--L3 with 0402 sizes.
- ["Ordering Guide" on page 42](#page-41-0) updated to include lead-free ordering option.
- "Package Outline: Si4200-BM and Si4200DB-BM" [on page 43](#page-42-0) (documentation change only, no change to part)
	- Updated D2,E2 dimensions.
	- Updated device weight.
	- Added notes 5 and 6.
- ["Package Outline: Si4201-BM" on page 44](#page-43-0) (documentation change only, no change to part)
	- Updated L dimension.
	- Updated device weight.
	- Added notes 5 and 6.
- ["Package Outline: Si4134T-BM" on page 45](#page-44-0) (documentation change only, no change to part)
	- Updated L dimension.
	- Updated device weight.
	- Added notes 5 and 6.

Revision 1.1 to Revision 1.2

- This document corresponds to the following:
	- Si4200DB revision E (dual band LNA) or Si4200 revision F (triple band LNA)
	- Si4201 revision C
	- Si4134T revision A
- "Package Outline: Si4134T-BM" on page 45 (documentation change only, no change to part)
	- Updated L dimension

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane Austin, Texas 78735 Tel:1+ (512) 416-8500 Fax:1+ (512) 416-9669 Toll Free:1+ (877) 444-3032

Email: Aeroinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and Aero are trademarks of Silicon Laboratories Inc. Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holder

