National Semiconductor is now part of

Texas Instruments.

Search http://www.ti.com/ for the latest technical

information and details on our current products and services.

ADC0820 8-Bit High Speed µP Compatible A/D Converter with Track/Hold Function

General Description

By using a half-flash conversion technique, the 8-bit ADC0820 CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820 is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/ μ s. For ease of interface to microprocessors, the ADC0820 has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

Key Specifications

- onversion Time 2.5 µs Max (RD Mode) 1.5 µs Max (WR-RD Mode)
- Low Power 75 mW Max
- Total Unadjusted Error $±\frac{1}{2}$ LSB and $±$ 1 LSB

Features

- Built-in track-and-hold function
- No missing codes
- No external clocking
- \blacksquare Single supply 5 V_{DC}
- Easy interface to all microprocessors, or operates stand-alone
- Latched TRI-STATE output
- \blacksquare Logic inputs and outputs meet both MOS and T²L voltage level specifications
- Operates ratiometrically or with any reference value equal to or less than V_{CC}
- 0V to 5V analog input voltage range with single 5V supply
- No zero or full-scale adjust required
- Overflow output available for cascading
- 0.3" standard width 20-pin DIP
- 20-pin molded chip carrier package
	- 20-pin small outline package
	- 20-pin shrink small outline package (SSOP)

Connection and Functional Diagrams

Connection and Functional Diagrams (Continued)

FIGURE 1.

Ordering Information

Absolute Maximum Ratings (Notes [1, 2\)](#page-5-0)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Dual-In-Line Package (ceramic) 300˚C Surface Mount Package Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C

Operating Ratings (Notes [1, 2\)](#page-5-0)

Converter Characteristics

The following specifications apply for RD mode (pin 7=0), V_{CC}=5V, V_{REF}(+)=5V,and V_{REF}(−)=GND unless otherwise specified. **Boldface limits apply from** T_{MIN} **to** T_{MAX} **; all other limits** $T_A = T_J = 25^{\circ}$ **C.**

DC Electrical Characteristics

The following specifications apply for V_{CC}=5V, unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX};** all other limits ${\sf T}_{\sf A}$ = ${\sf T}_{\sf J}$ =25˚C.

AC Electrical Characteristics

The following specifications apply for V_{CC}=5V, t_r=t_f=20 ns, V_{REF}(+)=5V, V_{REF}(-)=0V and T_A=25°C unless otherwise specified.

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.

Note 3: Total unadjusted error includes offset, full-scale, and linearity errors.

Note 4: Accuracy may degrade if t_{WR} or t_{RD} is shorter than the minimum value specified. See Accuracy vs. t_{WR} and Accuracy vs. t_{RD} graphs.

Note 5: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four.

Note 6: Typicals are at 25˚C and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 9: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

TRI-STATE Test Circuits and Waveforms

t0H

 $1k$

 $v_{\rm CC}$

00550105

O ^{DATA}
O OUTPUT

 t_{1H} , C_L = 10 pF

 $\frac{1}{150\%}$

 10%

00550104

— 11 H

90%

t_r=20 ns

t_r=20 ns

Timing Diagrams

RDO

त्र

Note: On power-up the state of INT can be high or low.

FIGURE 2. RD Mode (Pin 7 is Low)

Timing Diagrams (Continued)

FIGURE 3. WR-RD Mode (Pin 7 is High and t_{RD} < t_{I})

FIGURE 5. WR-RD Mode (Pin 7 is High) Stand-Alone Operation

ADC0820 ADC0820

Typical Performance Characteristics

Logic Input Threshold Voltage vs. Supply Voltage **Conversion Time (RD Mode) vs. Temperature**

Power Supply Current vs. Temperature (not including reference ladder) **Accuracy vs. t_{WR}**

Typical Performance Characteristics (Continued)

Accuracy vs. VREF [VREF=VREF(+)-VREF(-)] t^I

, Internal Time Delay vs. Temperature

ladder for the A/D as well as for generating the DAC signal. The DAC output is actually the tap on the resistor ladder

1.0 Functional Description (Continued)

which most closely approximates the analog input. In addition, the "sampled-data" comparators used in the ADC0820 provide the ability to compare the magnitudes of several analog signals simultaneously, without using input summing amplifiers. This is especially useful in the LS flash ADC, where the signal to be converted is an analog difference.

1.2 THE SAMPLED-DATA COMPARATOR

Each comparator in the ADC0820 consists of a CMOS inverter with a capacitively coupled input (Figures 6, 7). Analog switches connect the two comparator inputs to the input capacitor (C) and also connect the inverter's input and output. This device in effect now has one differential input pair. A comparison requires two cycles, one for zeroing the comparator, and another for making the comparison.

In the first cycle, one input switch and the inverter's feedback switch (Figure 6) are closed. In this interval, C is charged to the connected input (V1) less the inverter's bias voltage (V_B , approximately 1.2V). In the second cycle (Figure ⁷), these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The inverter's input (V_B') becomes

$$
V_B - (V1 - V2) \frac{C}{C + C_S}
$$

and the output will go high or low depending on the sign of V_B' – V_B .

The actual circuitry used in the ADC0820 is a simple but important expansion of the basic comparator described above. By adding a second capacitor and another set of switches to the input (Figure 8), the scheme can be expanded to make dual differential comparisons. In this circuit, the feedback switch and one input switch on each capacitor (Z switches) are closed in the zeroing cycle. A comparison is then made by connecting the second input on each capacitor and opening all of the other switches (S switches). The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor, will now depend on both input signal differences.

• $V_Q = V_B$ • V on $C = VI-V_B$

• C_S = stray input node capacitor

• V_B = inverter input bias voltage

FIGURE 6. Sampled-Data Comparator

 $\frac{-A}{C+C_S}$ [CV2-CV1]

 $\cdot V_O'$ is dependent on $V2 - V1$

Compare Phase

FIGURE 7. Sampled-Data Comparator

00550145

FIGURE 8. ADC0820 Comparator (from MS Flash ADC)

1.3 ARCHITECTURE

In the ADC0820, one bank of 15 comparators is used in each 4-bit flash A/D converter ([Figure](#page-14-0) ¹²). The MS (most significant) flash ADC also has one additional comparator to detect

input overrange. These two sets of comparators operate alternately, with one group in its zeroing cycle while the other is comparing.

When a typical conversion is started, the \overline{WR} line is brought low. At this instant the MS comparators go from zeroing to

ADC0820 ADC0820

1.0 Functional Description (Continued)

comparison mode (*[Figure](#page-13-0) 11*). When \overline{WR} is returned high after at least 600 ns, the output from the first set of comparators (the first flash) is decoded and latched. At this point the two 4-bit converters change modes and the LS (least significant) flash ADC enters its compare cycle. No less than 600 ns later, the RD line may be pulled low to latch the lower 4 data bits and finish the 8-bit conversion. When RD goes low, the flash A/Ds change state once again in preparation for the next conversion.

[Figure](#page-13-0) 11 also outlines how the converter's interface timing relates to its analog input (V_{IN}) . In WR-RD mode, V_{IN} is measured while $\overline{\text{WR}}$ is low. In RD mode, sampling occurs during the first 800 ns of \overline{RD} . Because of the input connections to the ADC0820's LS and MS comparators, the converter has the ability to sample V_{IN} at one instant (Section 2.4), despite the fact that two separate 4-bit conversions are being done. More specifically, when $\overline{\text{WR}}$ is low the MS flash is in compare mode (connected to V_{IN}), and the LS flash is in zero mode (also connected to V_{IN}). Therefore both flash ADCs sample V_{IN} at the same time.

1.4 DIGITAL INTERFACE

The ADC0820 has two basic interface modes which are selected by strapping the MODE pin high or low.

RD Mode

With the MODE pin grounded, the converter is set to Read mode. In this configuration, a complete conversion is done by pulling \overline{RD} low until output data appears. An \overline{INT} line is provided which goes low at the end of the conversion as well as a RDY output which can be used to signal a processor that the converter is busy or can also serve as a system Transfer Acknowledge signal.

When in RD mode, the comparator phases are internally triggered. At the falling edge of RD, the MS flash converter goes from zero to compare mode and the LS ADC's comparators enter their zero cycle. After 800 ns, data from the MS flash is latched and the LS flash ADC enters compare mode. Following another 800 ns, the lower 4 bits are recovered.

WR then RD Mode

With the MODE pin tied high, the A/D will be set up for the WR-RD mode. Here, a conversion is started with the WR input; however, there are two options for reading the output data which relate to interface timing. If an interrupt driven scheme is desired, the user can wait for $\overline{\text{INT}}$ to go low before reading the conversion result (*Figure 10*). $\overline{\text{INT}}$ will typically go low 800 ns after \overline{WR} 's rising edge. However, if a shorter conversion time is desired, the processor need not wait for INT and can exercise a read after only 600 ns (Figure 9). If this is done, $\overline{\text{INT}}$ will immediately go low and data will appear at the outputs.

FIGURE 9. WR-RD Mode (Pin 7 is High and t_{RD} **<** t_i **)**

Stand-Alone

For stand-alone operation in WR-RD mode, \overline{CS} and \overline{RD} can be tied low and a conversion can be started with WR. Data will be valid approximately 800 ns following \overline{WR} 's rising edge.

WR-RD Mode (Pin 7 is High) Stand-Alone Operation

FIGURE 11. Operating Sequence (WR-RD Mode)

OTHER INTERFACE CONSIDERATIONS

In order to maintain conversion accuracy, \overline{WR} has a maximum width spec of 50 µs. When the MS flash ADC's sampled-data comparators (Section 1.2) are in comparison mode ($\overline{\text{WR}}$ is low), the input capacitors (C, [Figure](#page-11-0) 8) must hold their charge. Switch leakage and inverter bias current can cause errors if the comparator is left in this phase for too long.

Since the MS flash ADC enters its zeroing phase at the end of a conversion (Section 1.3), a new conversion cannot be started until this phase is complete. The minimum spec for this time $(t_P,$ Figures [2,](#page-6-0) [3,](#page-7-0) [4,](#page-7-0) [5](#page-7-0)) is 500 ns.

ADC0820 ADC0820

Detailed Block Diagram

2.0 Analog Considerations

2.1 REFERENCE AND INPUT

The two V_{REF} inputs of the ADC0820 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between $V_{IN}(+)$ and $V_{IN}(-)$. By reducing V_{REF}(V_{REF}=V_{REF}(+)-V_{REF}(-)) to less than 5V, the sensitivity of the converter can be increased (i.e., if $V_{REF}=2V$ then 1 LSB=7.8 mV). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the V_{BFE} source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at $V_{\text{BFF}}(-)$ sets the input level which produces a digital output of all zeroes. Though V_{IN} is not itself differential, the reference design affords nearly differential-input capability for most measurement applications. Figure 13 shows some of the configurations that are possible.

2.2 INPUT CURRENT

Due to the unique conversion techniques employed by the ADC0820, the analog input behaves somewhat differently than in conventional devices. The A/D's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about 5 $k\Omega$ to 10 kΩ). In addition, about 12 pF of input stray capacitance must also be charged. For large source resistances, the analog input can be modeled as an RC network as shown in [Figure](#page-16-0) 15. As R_S increases, it will take longer for the input capacitance to charge.

In RD mode, the input switches are closed for approximately 800 ns at the start of the conversion. In WR-RD mode, the time that the switches are closed to allow this charging is the time that \overline{WR} is low. Since other factors force this time to be at least 600 ns, input time constants of 100 ns can be accommodated without special consideration. Typical total input capacitance values of 45 pF allow R_S to be 1.5 kΩ without lengthening \overline{WR} to give V_{IN} more time to settle.

External Reference 2.5V Full-Scale Power Supply as Reference Input Not Referred to GND

LM385-2

GND

 $REF(+)$

FIGURE 13. Analog Input Options

 $\overline{\mathsf{N}}$ +

GND

REF

ADC0820

ADC0820

2.0 Analog Considerations (Continued)

FIGURE 15.

2.3 INPUT FILTERING

It should be made clear that transients in the analog input signal, caused by charging current flowing into V_{IN} , will not degrade the A/D's performance in most cases. In effect the ADC0820 does not "look" at the input when these transients occur. The comparators' outputs are not latched while WR is low, so at least 600 ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients by putting an external cap on the V_{IN} terminal.

2.4 INHERENT SAMPLE-HOLD

Another benefit of the ADC0820's input mechanism is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain at least ¹ ⁄² LSB stable throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled, and held stationary during the conversion.

Sampled-data comparators, by nature of their input switching, already accomplish this function to a large degree (Section 1.2). Although the conversion time for the ADC0820 is 1.5 µs, the time through which V_{IN} must be $\frac{1}{2}$ LSB stable is much smaller. Since the MS flash ADC uses V_{IN} as its "compare" input and the LS ADC uses V_{IN} as its "zero" input, the ADC0820 only "samples" V_{IN} when \overline{WR} is low (Sections 1.3 and 2.2). Even though the two flashes are not done simultaneously, the analog signal is measured at one instant. The value of V_{IN} approximately 100 ns after the rising edge of WR (100 ns due to internal logic prop delay) will be the measured value.

Input signals with slew rates typically below 100 mV/µs can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the ADC0820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. An SAR type converter with a conversion time as fast as 1 µs would still not be able to measure a 5V 1 kHz sine wave without the aid of an external sample-and-hold. The ADC0820, with no such help, can typically measure 5V, 7 kHz waveforms.

3.0 Typical Applications

8-Bit Resolution Configuration

9-Bit Resolution Configuration

00550127

ADC0820 ADC0820

3.0 Typical Applications (Continued)

00550128

- $V_{IN} = 3$ kHz max $\pm 4V_{P}$
- No track-and-hold needed
- Low power consumption

8-Bit 2-Quadrant Analog Multiplier

www.national.com 22

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ''Banned Substances'' as defined in CSP-9-111S2.

www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications