

Complementary Bias Resistor Transistors R1 = 2.2/47 k Ω , R2 = 47 k Ω

NPN and PNP Transistors with Monolithic Bias Resistor Network

NSVBC143JPDXV6

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable*
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ both polarities } Q_1 \text{ (PNP) } \& Q_2 \text{ (NPN)}, \text{ unless otherwise noted)}$

			•
Rating	Symbol	Max	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current – Continuous	I _C	100	mAdc
Input Forward Voltage	V _{IN(fwd)}	12	Vdc
Input Reverse Voltage	V _{IN(rev)}	5	Vdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


ORDERING INFORMATION

Device	Package	Shipping [†]
NSVBC143JPDXV6T5G	SOT-563	8,000/Tape & Reel
NSVBC143JPDXV6T1G	SOT-563	4,000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1

PIN CONNECTIONS



MARKING DIAGRAM



SOT-563 CASE 463A



JK = Specific Device Code

M = Date Code*

■ = Pb-Free Package

THERMAL CHARACTERISTICS

C	haracteristic	s	ymbol	Max	Unit
NSVBC143JPDXV6 (SOT-563) ONE	JUNCTION HEATED	·			
Total Device Dissipation T _A = 25°C (Note 1) Derate above 25°C (Note	1)		P _D	357 2.9	mW mW/°C
Thermal Resistance, Junction to Ambient (Note	1)		$R_{\theta JA}$	350	°C/W
NSVBC143JPDXV6 (SOT-563) BOT	H JUNCTION HEATED (Note 2)				
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1) Derate above 25°C (Note	1)		P _D	500 4.0	mW mW/°C
Thermal Resistance, Junction to Ambient (Note	1)		$R_{\theta JA}$	250	°C/W
Junction and Storage Temperature F	Range	Т	J, T _{stg}	-55 to +150	°C

FR-4 @ Minimum Pad.
 Both junction heated values assume total power is sum of two equally powered channels.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_A = 25^{\circ}C \ both \ polarities \ Q_1 \ (PNP) \ \& \ Q_2 \ (NPN), \ unless \ otherwise \ noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)	I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current $(V_{EB} = 6.0 \text{ V, } I_{C} = 0)$	I _{EBO}	=	-	0.2	mAdc
Collector-Base Breakdown Voltage ($I_C = 10 \mu A, I_E = 0$)	V _(BR) CBO	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 3) (I _C = 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	-	Vdc
ON CHARACTERISTICS					
DC Current Gain (Note 3) (I _C = 5.0 mA, V _{CE} = 10 V)	h _{FE}	80	140	-	
Collector-Emitter Saturation Voltage (Note 3) (I _C = 10 mA, I _B = 0.3 mA)	V _{CE(sat)}	=	-	0.25	V
Input Voltage (Off) $(V_{CE} = 5.0 \text{ V, } I_{C} = 100 \mu\text{A}) \text{ (NPN)} $ $(V_{CE} = 5.0 \text{ V, } I_{C} = 100 \mu\text{A}) \text{ (PNP)}$	V _{i(off)}	- -	1.2 0.6	0.8 0.5	Vdc
Input Voltage (On) $(V_{CE} = 0.3 \text{ V, } I_{C} = 2.0 \text{ mA}) \text{ (NPN)} $ $(V_{CE} = 0.3 \text{ V, } I_{C} = 5.0 \text{ mA}) \text{ (PNP)}$	V _{i(on)}	3.0 1.1	1.6 0.8	_ _	Vdc
Output Voltage (On) $(V_{CC} = 5.0 \text{ V}, V_B = 3.5 \text{ V}, R_L = 1.0 \text{ k}\Omega) \text{ (NPN)} $ $(V_{CC} = 5.0 \text{ V}, V_B = 2.5 \text{ V}, R_L = 1.0 \text{ k}\Omega) \text{ (PNP)}$	V _{OL}	- -		0.2 0.2	Vdc
Output Voltage (Off) ($V_{CC} = 5.0 \text{ V}, V_B = 0.5 \text{ V}, R_L = 1.0 \text{ k}\Omega$)	V _{OH}	4.9	-	-	Vdc
Input Resistor (NPN) Input Resistor (PNP)	R1	32.9 1.5	47 2.2	61.1 2.9	kΩ
Resistor Ratio (NPN) Resistor Ratio (PNP)	R ₁ /R ₂	0.8 0.038	1.0 0.047	1.2 0.056	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulsed Condition: Pulse Width = 300 ms, Duty Cycle ≤ 2%.




Figure 1. Derating Curve

TYPICAL CHARACTERISTICS - NPN TRANSISTOR




Figure 2. V_{CE(sat)} vs. I_C

Figure 3. DC Current Gain




Figure 4. Output Capacitance

Figure 5. Output Current vs. Input Voltage




Figure 6. Input Voltage vs. Output Current

TYPICAL CHARACTERISTICS - PNP TRANSISTOR




Figure 9. Output Capacitance

Figure 10. Output Current vs. Input Voltage




Figure 11. Input Voltage vs. Output Current

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS






SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

NOTES:

- I. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.



RECOMMENDED MOUNTING FOOTPRINT*

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 2	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-563, 6 LEAD

CASE 463A ISSUE H

DATE 26 JAN 2021

STYLE 1: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 2: PIN 1. EMITTER 1 2. EMITTER 2 3. BASE 2 4. COLLECTOR 2 5. BASE 1 6. COLLECTOR 1	STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANODE 2 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANODE 1
STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE 5. CATHODE 6. CATHODE	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 8: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SDURCE 5. DRAIN 6. DRAIN	STYLE 9: PIN 1. SDURCE 1 2. GATE 1 3. DRAIN 2 4. SDURCE 2 5. GATE 2 6. DRAIN 1
STYLE 10: PIN 1. CATHODE 1 2. N/C 3. CATHODE 2 4. ANODE 2 5. N/C 6. ANODE 1	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	

GENERIC MARKING DIAGRAM*



XX = Specific Device CodeM = Month Code= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales