Digital FET, Dual P-Channel

FDG6304P

General Description

These dual P–Channel logic level enhancement mode field effect transistors are produced using ON Semiconductor proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on–state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETs.

Features

- -25 V, -0.41 A Continuous, -1.5 A Peak
 - $R_{DS(ON)} = 1.1 \Omega @ V_{GS} = -4.5 V$
 - $R_{DS(ON)} = 1.5 \Omega @ V_{GS} = -2.7 V$
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits (V_{GS(th)} < 1.5 V)
- Gate-Source Zener for ESD Ruggedness (>6 kV Human Body Model)
- Compact Industry Standard SC70-6 Surface Mount Package
- These Devices are Pb-Free and are RoHS Compliant

Symbol	Parameter		FDG6304P	Units
V _{DSS}	Drain-Source Voltage		-25	V
V _{GSS}	Gate-Source Voltage		-8	V
Ι _D	Drain/Output Current	utput Current Continuous		А
		Pulsed	-1.5	
PD	Maximum Power Dissipat	ion (Note 1)	0.3	W
T _J , T _{STG}	Operating and Storage Te Range	-55 to +150	°C	
ESD	Electrostatic Discharge R MIL-STD-883D Human Body Model (100	6.0	kV	

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com



SC-88/SC70-6/SOT-363 CASE 419B-02






= Specific Device Code

04

М

= Assembly Operation Month

PIN CONNECTIONS



*The pinouts are symmetrical; pin 1 and 4 are interchangeable.

Units inside the carrier can be of either orientation and will not affect the functionality of the device.

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

THERMAL CHARACTERISTICS

Symbol Parameter		Ratings	Unit
R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W

 R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design. R_{θJA} = 415°C/W on minimum pad mounting on FR-4 board in still air.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I _D = -250 μ A	-25	-	-	V
$\Delta \text{BV}_{\text{DSS}}$ / $\Delta \text{T}_{\text{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu A$, Referenced to $25^{\circ}C$	-	-22	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -20 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	-1	μΑ
		V_{DS} = –20 V, V_{GS} = 0 V, T_J = 55 $^\circ C$	-	-	-10	μΑ
I _{GSS}	Gate-Body Leakage Current	$V_{GS} = -8 V, V_{DS} = 0 V$	-	-	100	nA

ON CHARACTERISTICS (Note 2)

V _{GS(th)}	Gate Threshold Voltage	$V_{DS}=V_{GS},I_{D}=-250\;\mu A$	-0.65	-0.82	-1.5	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = –250 µA, Referenced to 25°C	-	2	-	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -0.41 \text{ A}$	-	0.85	1.1	Ω
	On-nesistance	V_{GS} = -4.5 V, I _D = -0.41 A, T _J = 125°C	-	1.2	1.9	
		$V_{GS} = -2.7 \text{ V}, \text{ I}_{D} = -0.25 \text{ A}$	-	1.15	1.5	
I _{D(on)}	On-State Drain Current	V_{GS} = -4.5 V, V_{DS} = -5 V	-1.5	-	-	А
9fs	Forward Transconductance	$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -0.41 \text{ A}$	_	0.9	-	S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V_{DS} = 10 V, V_{GS} = 0 V, f = 1.0 MHz	-	62	-	pF
C _{oss}	Output Capacitance		-	34	-	pF
C _{rss}	Reverse Transfer Capacitance		-	10	-	pF

SWITCHING CHARACTERISTICS (Note 2)

t _{D(on)}	Turn-On Delay Time	$V_{DD} = -5 V, I_D = -0.5 A,$	-	7	15	ns
t _r	Turn-On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 6 Ω	-	8	16	ns
t _{D(off)}	Turn-Off Delay Time		-	55	80	ns
t _f	Turn-Off Fall Time		-	35	60	ns
Qg	Total Gate Charge	$V_{DS} = -5 V$, $I_{D} = -0.41 A$, $V_{GS} = -4.5 V$	-	1.1	1.5	nC
Q _{gs}	Gate-Source Charge	$v_{GS} = -4.5 v$	-	0.31	-	nC
Q _{gd}	Gate-Drain Charge		_	0.29	-	nC

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

۱ _S	Maximum Continuous Source Current		-	-	-0.25	А
V _{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = –0.25 A (Note 2)	-	-0.85	-1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

TYPICAL PERFORMANCE CHARACTERISTICS





Figure 5. Transfer Characteristics



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics





Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation



Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

Figure 11. Transient Thermal Response Curve


ORDERING INFORMATION

Device Order Number	Device Marking	Package Type	Shipping [†]
FDG6304P	04	SC-88/SC70-6/SOT-363 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DOSEM

DATE 11 DEC 2012



6X 0.30 -0.66 2 50 0.65 PITCH DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS b AND ¢ APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP. DIMENSION b DOCE NOT INCLUDE DAMAGE PROTEINSION

- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MIL	LIMETE	RS	INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			1.10			0.043	
A1	0.00		0.10	0.000		0.004	
A2	0.70	0.90	1.00	0.027	0.035	0.039	
b	0.15	0.20	0.25	0.006	0.008	0.010	
С	0.08	0.15	0.22	0.003	0.006	0.009	
D	1.80	2.00	2.20	0.070	0.078	0.086	
Е	2.00	2.10	2.20	0.078	0.082	0.086	
E1	1.15	1.25	1.35	0.045	0.049	0.053	
е	(0.65 BS	С	0	0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018	
L2		0.15 BS	C	0.006 BSC			
aaa	0.15			0.006			
bbb	0.30			0.012			
ccc		0.10		0.004			
ddd		0.10			0.004		

GENERIC **MARKING DIAGRAM***



XXX = Specific Device Code

- = Date Code* М
- = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42985B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SC-88/SC70-6/SOT-363 PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2			
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales