

### **FEATURES**

Latch-up proof 3 pF off source capacitance 5 pF off drain capacitance 0.07 pC charge injection Low leakage: 0.2 nA maximum at 85°C ±9 V to ±22 V dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings Fully specified at ±15 V, ±20 V, +12 V, and +36 V V<sub>ss</sub> to V<sub>DD</sub> analog signal range

### **APPLICATIONS**

Automatic test equipment Data acquisition Instrumentation Avionics Audio and video switching Communication systems

#### **GENERAL DESCRIPTION**

The ADG5212/ADG5213 contain four independent singlepole/single-throw (SPST) switches. The ADG5212 switches turn on with Logic 1. The ADG5213 has two switches with digital control logic similar to that of the ADG5212; however, the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.


The ADG5212 and ADG5213 do not have a  $V_L$  pin. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-andhold applications, where low glitch and fast settling are required. Fast switching speed together with high signal bandwidth make the parts suitable for video signal switching.

# High Voltage Latch-Up Proof, Quad SPST Switches

# ADG5212/ADG5213

### FUNCTIONAL BLOCK DIAGRAMS



### **PRODUCT HIGHLIGHTS**

- 1. Trench Isolation Guards Against Latch-Up. A dielectric trench separates the P and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.
- 2. Ultralow Capacitance and <1 pC Charge Injection.
- Dual-Supply Operation. For applications where the analog signal is bipolar, the ADG5212/ADG5213 can be operated from dual supplies of up to ±22 V.
- 4. Single-Supply Operation. For applications where the analog signal is unipolar, the ADG5212/ADG5213 can be operated from a single rail power supply of up to 40 V.
- 5. 3 V Logic-Compatible Digital Inputs.  $V_{INH} = 2.0 \text{ V}, V_{INL} = 0.8 \text{ V}.$
- 6. No  $V_L$  Logic Power Supply Required.

#### Rev. A

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagrams	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±15 V Dual Supply	3
±20 V Dual Supply	4
12 V Single Supply	5
36 V Single Supply	6

### **REVISION HISTORY**

### 9/15—Rev. 0 to Rev. A

Changed Off Isolation Parameter from -105 dB Tyj	pical at 25°C
to -80 dB Typical at 25°C	. Throughout
Change to Applications Information Section	
Change to Figure 34 Caption	19
Changes to Ordering Guide	

4/11—Revision 0: Initial Version

Continuous Current per Channel, Sx or Dx	7
Absolute Maximum Ratings	8
ESD Caution	8
Pin Configurations and Function Descriptions	9
Typical Performance Characteristics	10
Test Circuits	14
Terminology	16
Trench Isolation	17
Applications Information	
Outline Dimensions	19
Ordering Guide	19

# **SPECIFICATIONS**

### ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = -15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

#### Table 1.

1		-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
		V <sub>DD</sub> to V <sub>SS</sub>	V max	
160			Ωtyp	$V_s = \pm 10 \text{ V}, I_s = -1 \text{ mA},$ see Figure 24
200	250	280	Ωmax	$V_{DD} = +13.5 V, V_{SS} = -13.5 V$
2			Ωtyp	$V_s = \pm 10 V$ , $I_s = -1 mA$
8	9	10	Ωmax	
38			Ωtyp	$V_s = \pm 10 V$ , $I_s = -1 mA$
50	65	70	Ωmax	
				$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
0.01			nA typ	$V_{s} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V},$ see Figure 23
0.1	0.2	0.4	nA max	-
0.01			nA typ	$V_s = \pm 10 \text{ V}$ , $V_D = \mp 10 \text{ V}$ , see Figure 23
0.1	0.2	0.4	nA max	
0.02			nA typ	$V_s = V_D = \pm 10 V$ , see Figure 26
0.2	0.25	0.9	nA max	-
		2.0	V min	
		0.8	V max	
0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
		±0.1	μA max	
3			pF typ	
175			ns typ	$R_L = 300 \ \Omega$ , $C_L = 35 \ pF$
210	255	280	ns max	$V_s = 10 V$ , see Figure 30
140			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
170	195	215	ns max	$V_s = 10 V$ , see Figure 30
40			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		20		$V_{S1} = V_{S2} = 10 V$ , see Figure 29
0.07			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 31
				$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 25
				$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 27
				$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 28
				$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 28
3			pF typ	$V_s = 0 V, f = 1 MHz$
5				$V_{s} = 0 V, f = 1 MHz$
8			pF typ	$V_s = 0 V, f = 1 MHz$
				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
45		70	μA typ μA max	Digital inputs = $0 V \text{ or } V_{DD}$
55				
55		70	-	Digital inputs $= 0.1$ or $V_{}$
55 0.001		1	μA typ μA max	Digital inputs = $0 V \text{ or } V_{DD}$
_	200 2 8 38 50 0.01 0.1 0.1 0.02 0.2 0.002 3 175 210 140 170 40 0.07 -80 -105 435 -6.8 3 5 8	200 250   2 9   38 9   38 65   0.01 0.2   0.1 0.2   0.1 0.2   0.1 0.2   0.2 0.25   0.002 0.25   0.002 255   140 195   170 195   40 195   0.07 -80   -105 435   3 5   8 -4.8	160 250 280   200 250 280   8 9 10   38 50 65 70   0.01 0.2 0.4 0.4   0.1 0.2 0.4 0.4   0.01 0.2 0.9 0.4   0.1 0.2 0.9 0.9   0.2 0.25 0.9 10   0.002 2.0 0.8 10   0.002 255 1.9 10   175 255 280 140   170 195 215 20   0.077 20 20 10   -105 -435 -6.8 -435   3 5 5 -435   6.8 -435 -435 -435   9 -435 -435 -435   9 -435 -435 -435   9 -435 -435 -435   9 -435 -435 -435   9 -435 -435 -435	160 200 250 280 Ω typ   200 250 280 Ω max Ω typ   8 9 10 Ω max Ω typ   50 65 70 Ω max Ω typ   0.01 0.2 0.4 nA max nA typ   0.1 0.2 0.4 nA max nA typ   0.1 0.2 0.4 nA max nA typ   0.2 0.25 0.9 nA max nA typ   0.02 0.25 0.9 nA max nA typ   0.002 2.0 0.4 nA max nA typ   0.002 0.25 0.9 nA max pF typ   175 2.0 V min V max µA typ   100 195 215 ns typ ns typ   170 195 215 ns max ns typ   170 195 20 ns min pC typ   -80    dB typ   -105    dB typ   3

<sup>1</sup> Guaranteed by design; not subject to production test.

### ±20 V DUAL SUPPLY

 $V_{\text{DD}}$  = +20 V  $\pm$  10%,  $V_{\text{SS}}$  = -20 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

### Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH					
Analog Signal Range			VDD to Vss	V max	
On Resistance, R <sub>on</sub>	140			Ωtyp	$V_s = \pm 15 V$ , $I_s = -1 mA$ , see Figure 24
	160	200	230	Ωmax	$V_{DD} = +18 V, V_{SS} = -18 V$
On-Resistance Match Between	1.5			Ωtyp	$V_{s} = \pm 15 V$ , $I_{s} = -1 mA$
Channels, $\Delta R_{ON}$					
	8	9	10	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	33			Ωtyp	$V_s = \pm 15 V$ , $I_s = -1 mA$
	45	55	60	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +22 V, V_{SS} = -22 V$
Source Off Leakage, $I_s$ (Off)	0.01			nA typ	$V_{s} = \pm 15 V$ , $V_{D} = \mp 15 V$ , see Figure 23
	0.1	0.2	0.4	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	0.01			nA typ	$V_{s} = \pm 15 V, V_{D} = \mp 15 V,$
					$v_s = \pm 15 v, v_D = + 15 v,$ see Figure 23
	0.1	0.2	0.4	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	0.02			nA typ	$V_s = V_D = \pm 15 V$ , see Figure 26
	0.2	0.25	0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>№</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	155			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	195	235	255	ns max	$V_s = 10 V$ , see Figure 30
toff	145			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	165	185	210	ns max	$V_s = 10 V$ , see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5213 Only)	35			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			20	ns min	$V_{s1} = V_{s2} = 10 V$ , see Figure 29
Charge Injection, Q <sub>INJ</sub>	-0.5			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 31
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 25
Channel-to-Channel Crosstalk	-105			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 27
–3 dB Bandwidth	460			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 28
Insertion Loss	-6			dB typ	$R_L = 50 \ \Omega, C_L = 5 \ pF, f = 1 \ MHz,$ see Figure 28
C <sub>s</sub> (Off)	2.8			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	4.8			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	8			pF typ	$V_{s} = 0 V, f = 1 MHz$

# ADG5212/ADG5213

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = +22 V, V_{SS} = -22 V$
lod	50			µA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	70		110	μA max	
lss	0.001			µA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±9/±22	V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

### **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

#### Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V max	
On Resistance, R <sub>ON</sub>	350			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$ , see Figure 24
	500	610	700	Ωmax	$V_{DD} = 10.8 V, V_{SS} = 0 V$
On-Resistance Match Between Channels, $\Delta R_{ON}$	4			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	20	21	22	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	160			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	280	335	370	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 13.2 V, V_{SS} = 0 V$
Source Off Leakage, Is (Off)	0.01			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V},$ see Figure 23
	0.1	0.2	0.4	nA max	
Drain Off Leakage, $I_D$ (Off)	0.01			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V},$ see Figure 23
	0.1	0.2	0.4	nA max	
Channel On Leakage, I $_{\rm D}$ (On), I $_{\rm S}$ (On)	0.02			nA typ	$V_s = V_D = 1 \text{ V}/10 \text{ V},$ see Figure 26
	0.2	0.25	0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINL or IINH	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	235			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	290	360	410	ns max	V <sub>s</sub> = 8 V, see Figure 30
toff	165			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	205	235	260	ns max	V <sub>s</sub> = 8 V, see Figure 30
Break-Before-Make Time Delay, t₀ (ADG5213 Only)	85			ns typ	$R_L=300~\Omega,~C_L=35~pF$
			50	ns min	$V_{S1} = V_{S2} = 8 V$ , see Figure 29
Charge Injection, Q <sub>INJ</sub>	-0.5			pC typ	$V_{s} = 6 V, R_{s} = 0 \Omega, C_{L} = 1 nF,$ see Figure 31
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ see Figure 25
Channel-to-Channel Crosstalk	-105			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ see Figure 27
–3 dB Bandwidth	340			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 28

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
Insertion Loss	-11			dB typ	$\begin{array}{l} R_L = 50 \; \Omega,  C_L = 5 \; pF,  f = 1 \; MHz, \\ see \; Figure \; 28 \end{array}$
Cs (Off)	3.5			pF typ	$V_{s} = 6 V, f = 1 MHz$
C <sub>D</sub> (Off)	5.5			pF typ	$V_{s} = 6 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	9			pF typ	$V_s = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 13.2 V$
IDD	40			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			65	μA max	
V <sub>DD</sub>			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>1</sup> Guaranteed by design; not subject to production test.

### **36 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 36 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V max	
On Resistance, R <sub>ON</sub>	150			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -1 mA$ , see Figure 24
	170	215	245	Ωmax	$V_{DD} = 32.4 V, V_{SS} = 0 V$
On-Resistance Match Between Channels, $\Delta R_{ON}$	1.6			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -1 mA$
	8	9	10	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	35			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -1 mA$
	50	60	65	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 39.6 V, V_{SS} = 0 V$
Source Off Leakage, Is (Off)	0.01			nA typ	$V_s = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V},$ see Figure 23
	0.1	0.2	0.4	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	0.01			nA typ	$V_s = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V},$ see Figure 23
	0.1	0.2	0.4	nA max	
Channel On Leakage, I $_{\rm D}$ (On), I $_{\rm S}$ (On)	0.02			nA typ	$V_s = V_D = 1 \text{ V/30 V},$ see Figure 26
	0.2	0.25	0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINL or IINH	0.002			μA typ	$V_{\text{IN}} = V_{\text{GND}} \text{ or } V_{\text{DD}}$
			±0.1	µA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>on</sub>	190			ns typ	$R_L=300~\Omega,~C_L=35~pF$
	230	255	265	ns max	V <sub>s</sub> = 18 V, see Figure 30
toff	175			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	215	230	245	ns max	Vs = 18 V, see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5213 Only)	45			ns typ	$R_L=300~\Omega,~C_L=35~pF$
			25	ns min	$V_{S1} = V_{S2} = 18 V$ , see Figure 29
Charge Injection, $Q_{INJ}$	-0.5			pC typ	$V_s = 18 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 31
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 25
Channel-to-Channel Crosstalk	-105			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , Figure 27

# ADG5212/ADG5213

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
–3 dB Bandwidth	410			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 28
Insertion Loss	-6.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 28
Cs (Off)	3			pF typ	$V_s = 18 V, f = 1 MHz$
C <sub>D</sub> (Off)	5			pF typ	$V_s = 18 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	8			pF typ	$V_s = 18 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 39.6 V$
I <sub>DD</sub>	80			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	100		130	µA max	
V <sub>DD</sub>			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>1</sup> Guaranteed by design; not subject to production test.

### CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx or Dx				
$V_{DD} = +15 V$ , $V_{SS} = -15 V$				
TSSOP ( $\theta_{JA} = 112.6^{\circ}C/W$ )	18	10	5	mA maximum
LFCSP ( $\theta_{JA} = 30.4^{\circ}C/W$ )	32	15	6	mA maximum
$V_{DD} = +20 V, V_{SS} = -20 V$				
TSSOP ( $\theta_{JA} = 112.6^{\circ}C/W$ )	29	16	8	mA maximum
LFCSP ( $\theta_{JA} = 30.4^{\circ}C/W$ )	50	22	9	mA maximum
$V_{DD} = 12 V, V_{SS} = 0 V$				
TSSOP ( $\theta_{JA} = 112.6^{\circ}C/W$ )	18	12	7	mA maximum
LFCSP ( $\theta_{JA} = 30.4^{\circ}C/W$ )	32	17	8	mA maximum
$V_{DD} = 36 V, V_{SS} = 0 V$				
TSSOP ( $\theta_{JA} = 112.6^{\circ}C/W$ )	34	18	8	mA maximum
LFCSP ( $\theta_{JA} = 30.4^{\circ}C/W$ )	59	24	9	mA maximum

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 6.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	–0.3 V to +48 V
V <sub>ss</sub> to GND	+0.3 V to -48 V
Analog Inputs <sup>1</sup>	V <sub>ss</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	V <sub>ss</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or Dx Pin	60 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx <sup>2</sup>	Data + 15%
Temperature	
Operating Range	-40°C to +125°C
Storage Range	–65°C to +150°C
Junction	150°C
Thermal Impedance, θ <sub>JA</sub>	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

<sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

<sup>2</sup> See Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**





Figure 2. TSSOP Pin Configuration



#### Table 7. Pin Function Descriptions

Pin No.				
TSSOP	LFCSP	Mnemonic	Description	
1	15	IN1	Logic Control Input.	
2	16	D1	Drain Terminal. This pin can be an input or an output.	
3	1	S1	Source Terminal. This pin can be an input or an output.	
4	2	V <sub>ss</sub>	Most Negative Power Supply Potential.	
5	3	GND	Ground (0 V) Reference.	
6	4	S4	Source Terminal. This pin can be an input or an output.	
7	5	D4	Drain Terminal. This pin can be an input or an output.	
8	6	IN4	Logic Control Input.	
9	7	IN3	Logic Control Input.	
10	8	D3	Drain Terminal. This pin can be an input or an output.	
11	9	S3	Source Terminal. This pin can be an input or an output.	
12	10	NC	No Connect. These pins are open.	
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.	
14	12	S2	Source Terminal. This pin can be an input or an output.	
15	13	D2	Drain Terminal. This pin can be an input or an output.	
16	14	IN2	Logic Control Input.	
N/A <sup>1</sup>	EP	Exposed pad	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>ss</sub> .	

<sup>1</sup> N/A means not applicable.

### Table 8. ADG5212 Truth Table

ADG5212 INx	Switch Condition
1	On
0	Off

#### Table 9. ADG5213 Truth Table

ADG5213 INx	S1, S4	S2, S3
0	Off	On
1	On	Off

### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 4. Ron as a Function of Vs, VD (Dual Supply)








Figure 6. Ron as a Function of Vs, VD (Single Supply)




Figure 7. Ron as a Function of Vs, VD (Single Supply)




Figure 8.  $R_{ON}$  as a Function of  $V_5$ ,  $V_D$  for Different Temperatures, ±15 V Dual Supply




Figure 9.  $R_{ON}$  as a Function of  $V_{s}$ ,  $V_{D}$  for Different Temperatures, ±20 V Dual Supply







Figure 10.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  for Different Temperatures, 12 V Single Supply







*Figure 12. Leakage Currents vs. Temperature,* ±15 *V Dual Supply* 

### ADG5212/ADG5213





Figure 13. Leakage Currents vs. Temperature, ±20 V Dual Supply













Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply


















Figure 22. ton, toff Times vs. Temperature

09767-021

### **TEST CIRCUITS**



IDS


ñ


V1

 $R_{ON} = V_1 / I_{DS}$ Figure 24. On Resistance 09767-014


٧s


Ī














Figure 25. Off Isolation




Figure 29. Break-Before-Make Time Delay, t<sub>D</sub>





Figure 30. Switching Times



### TERMINOLOGY

#### $\mathbf{I}_{DD}$

 $I_{\rm DD}$  represents the positive supply current.

### Iss

Iss represents the negative supply current.

### VD, Vs

 $V_{\rm D}$  and  $V_{\rm S}$  represent the analog voltage on Terminal Dx and Terminal Sx, respectively.

### Ron

 $R_{\mbox{\scriptsize ON}}$  represents the ohmic resistance between Terminal Dx and Terminal Sx.

### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

### R<sub>FLAT(ON)</sub>

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range is represented by  $R_{FLAT(ON)}$ .

### Is (Off)

 $I_{\text{S}}\left(\text{Off}\right)$  is the source leakage current with the switch off.

### I<sub>D</sub> (Off)

 $I_{\rm D}\left( Off\right)$  is the drain leakage current with the switch off.

### $I_D$ (On), $I_S$ (On)

 $I_{\rm D}$  (On) and  $I_{\rm S}$  (On) represent the channel leakage currents with the switch on.

### VINL

 $V_{\mbox{\scriptsize INL}}$  is the maximum input voltage for Logic 0.

### VINH

 $V_{\mbox{\scriptsize INH}}$  is the minimum input voltage for Logic 1.

### $I_{\rm INL}, I_{\rm INH}$

 $I_{\rm INL}$  and  $I_{\rm INH}$  represent the low and high input currents of the digital inputs.

### C<sub>D</sub> (Off)

 $C_D$  (Off) represents the off switch drain capacitance, which is measured with reference to ground.

### Cs (Off)

C<sub>s</sub> (Off) represents the off switch source capacitance, which is measured with reference to ground.

### $C_D$ (On), $C_s$ (On)

 $C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

### Cin

CIN is the digital input capacitance.

### ton

 $t_{\rm ON}$  represents the delay between applying the digital control input and the output switching on (see Figure 30).

### toff

t<sub>OFF</sub> represents the delay between applying the digital control input and the output switching off (see Figure 30).

#### t<sub>D</sub>

 $t_{\rm D}$  represents the off time measured between the 80% point of both switches when switching from one address state to another.

### **Off Isolation**

Off isolation is a measure of unwanted signal coupling through an off switch.

### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

### On Response

On response is the frequency response of the on switch.

#### **Insertion Loss**

Insertion loss is the loss due to the on resistance of the switch.

### AC Power Supply Rejection Ratio (ACPSRR)

AC power supply rejection ratio (ACPSRR) is the ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

### **TRENCH ISOLATION**

In the ADG5212 and ADG5213, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed and the result is a latch-up proof switch.





Figure 32. Trench Isolation

### **APPLICATIONS INFORMATION**

The high voltage latch-up proof family of switches and multiplexers provides a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5212/ADG5213 high voltage switches allow single-supply operation from 9 V to 40 V and dual-supply operation from  $\pm 9$  V to  $\pm 22$  V.

# **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG5212BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5212BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5212BCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17
ADG5213BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5213BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5213BCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17

 $^{1}$  Z = RoHS Compliant Part.

## **NOTES**



www.analog.com

©2011–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09767-0-9/15(A)

Rev. A | Page 20 of 20