

Enabling an Intelligent Planet

E6465 2GB Fanless

GFX: GFX-AE6465L16-5C

MPN: 1A1-E000310ADP

Embedded PCIe Graphics

1 x DL DVI-D, 1 x HDMI, 1 x VGA



CONTENTS

Feature				
Functio	onal Overview	4		
2.1. Memory Interface				
2.2. Acceleration Features				
2.3.	Display System	5		
2.4.	DVI/HDMI Features	5		
2.5.	DisplayPort Features	5		
2.5.1 Di	splaPort 1.1a Features	5		
2.5.2 Di	splayPort 1.2 Features	6		
2.6.	CRT DAC	7		
2.7. Bus Support Features				
PIN As	signment and Description	8		
Board	Configuration	12		
4.1.	Board Dimension	12		
4.2	Display Interface	12		
Therm	al Mechanism	13		
	Functio 2.1. 2.2. 2.3. 2.4. 2.5. 2.5.1 Di 2.5.2 Di 2.6. 2.7. PIN As Board 4.1. 4.2	Functional Overview2.1. Memory Interface2.2. Acceleration Features2.3. Display System2.4. DVI/HDMI Features2.5. DisplayPort Features2.5. DisplayPort Features2.5.1 DisplaPort 1.1a Features2.5.2 DisplayPort 1.2 Features2.6. CRT DAC2.7. Bus Support FeaturesPIN Assignment and DescriptionBoard Configuration4.1. Board Dimension		

1. Feature

Model Name	GFX-AE6465L16-5C		
Graphic Engine	AMD Radeon E6465		
Process Node	40 nm		
Engine Clock (max)	600 MHz		
Graphic Memory	64-bit, 2GB, GDDR5		
Memory Clock (max)	800 MHz / 3.2 Gbps		
Bus Interface	PCI Express [®] 2.1 (x16)		
Shader Processing Units	160 shaders		
Floating Point Performance	192 GFLOPs		
DirectX [®] Capability	DirectX [®] 11		
Shader Model	Shader Model 5.0		
OpenGL™	OpenGL 4.5		
OpenCL™	OpenCL 1.1		
Unified Video Decoder (UVD)	UVD3 for H.264, VC-1, MPEG-2		
	MPEG-4 part 2 decode		
Display Interface	1 x DL DVI-D, 1 x HDMI, 1 x VGA		
Multi display	X2		
Operating Temperature	base on chassis air flow		
Power Consumption	22 W		
Dimension	168 x 69 mm (PCB)		
	168 x 108 mm (PCB with Cooler)		

2. Functional Overview

2.1. Memory Interface

AMD Radeon E6465 has two DRAM sequencers. Each DRAM channel is 32-bit wide. Two 256 Mb × 32 GDDR5 memory chips are embedded on the ASIC for a total of 2GB Memory.

2.2. Acceleration Features

- Fully DirectX[®] 11 compliant, including full-speed 32-bit floating point per component operation:
- Shader Model 5.0 geometry and pixel support in a unified shader architecture.
- Support for OpenGL 4.5.
- Support for OpenCLtm 1.1
- Anti-aliasing filtering:
 - $2 \times /4 \times MSAA$ (multi-sample anti-aliasing) modes are supported.
 - Multi-sample algorithm with gamma correction, programmable sample patterns, and centroid sampling.
 - Temporal anti-aliasing.
 - Adaptive anti-aliasing mode.
 - Lossless color compression (up to 8:1).
- Anisotropic filtering:
 - Continuous anisotropic with $1 \times$ through $16 \times$ taps.
 - Up to 128-tap texture filtering.
 - Anisotropic biasing to allow trading quality for performance.
 - Improved quality mode due to improved subpixel precision and higher precision
 LOD computations.
 - Advanced texture compression (3Dc+[™]).
 - High quality 4:1 compression for normal and luminance maps.
 - Single- or two-channel data format compatibility.
- Hardware support to overcome small-batch issues in CPU limited applications.
- 3D resources virtualized to a 32-bit addressing space, for support of large numbers of render targets and textures.

- Up to 16k × 16k textures, including 128-bit/pixel texture are supported.
- Programmable arbitration logic maximizes memory efficiency and is software upgradeable.
- Fully associative texture, color, and z-cache design.
- Hierarchical z- and stencil-buffers with early z-test.
- Lossless z-buffer compression for both z and stencil.
- Fast z-buffer clear.
- Fast color-buffer clear.
- Z-cache optimized for real-time shadow rendering.
- Z- and color-compression resources virtualized to a 32-bit addressing space, for support of multiple render targets and textures simultaneously.

2.3. Display System

The display system supports VGA, VESA super VGA, and accelerator mode graphics display on four independent display controllers.

The full features of the display system are outlined in the following sections.

2.4. DVI/HDMI Features

- Advanced DVI capability supporting 10-bit HDR (high dynamic range) output.
- Supports industry-standard CEA-861B video modes including 480p, 720p, 1080i, and 1080p. For a full list of currently supported modes, contact your local AMD support person.
- Maximum pixel rates for 24-bpp outputs are:
 - DVI—162 MP/s (megapixels per second) for single-link DVI.
 - DVI-268.5 MP/s for dual-link DVI.
 - HDMI—148.5 MP/s.
- Fully compliant with the DVI electrical specification.

2.5. DisplayPort Features

2.5.1 DisplaPort 1.1a Features

- Supports all the mandatory features of the DisplayPort Version 1.1a Specification and the following optional features on all links:
 - 30-bit support.

- YCbCr 444 up to 30-bpp and 422 up to 20-bpp support.
- HDCP support.
- DisplayPort extension for test-automation features, including test-pattern generation.
- DisplayPort audio.
- Each DisplayPort link can support three options for the number of lanes and two options for link-data rate as follows:
 - Four, two, or one lane(s).
 - 2.7- or 1.62-GHz link-data rate per lane.
- Supports all video modes supported by the display controller that do not over subscribe the link bandwidth.
 - The following table shows the maximum pixel rates for four, two, or one lane(s) at

	18 bpp	24 bpp	30 bpp
One Lane	119 MP/s	89 MP/s	71 MP/s
Two Lanes	239 MP/s	179 MP/s	143 MP/s
Four Lanes	478 MP/s	359 MP/s	287 MP/s

2.5.2 DisplayPort 1.2 Features

- Supports all the mandatory features of the DisplayPort Version 1.2 Specification and the following optional features on links A, B, and C
 - ACM packet-type support.
 - ISRC packet-type support.
- Each DisplayPort 1.2 link can transport up to six video streams; one from each display engine.
- Each DisplayPort link can support three options for the number of lanes and three options for link-data rate as follows:
 - Four, two, or one lane(s).
 - 5.4-, 2.7-, or 1.62-GHz link-data rate per lane.
- Supports all video modes supported by the display controller that do not oversubscribe the link bandwidth.
 - The following table shows the maximum pixel rates for four, two, or one lane(s) at 5.4-GHz link rate.

	18 bpp	24 bpp	30 bpp
One Lane	239 MP/s	179 MP/s	143 MP/s
Two Lanes	478 MP/s	359 MP/s	287 MP/s

Four Lanes 957 MP/s 718 MP/s 574 MP/s

2.6. CRT DAC

- One integrated triple 10-bit DAC with built-in reference circuit, which takes output from either one of the internal display controllers (primary or secondary).
- Single RGB-CRT output.
- Support for the stereo-sync signal to drive a 3D display.
- Maximum pixel frequency of 400 MHz.
- Individual power-down feature for each of the three guns.
- Compliant with the VSIS electrical specification.
- Integrated with a built-in bandgap reference circuitry.
- Optional dynamic monitor detection for hot-plug/unplug capability. This feature affects the DAC-voltage ranges. Please check with AMD for details before enabling.
- Integrated static monitor-detection circuit.

2.7. Bus Support Features

- Fully compliant with the PCI Express[®] Base Specification Revision 2.1.
- Supports ×1, ×2, ×4, ×8, and ×16 lane widths.
- Supports 2.5 GT/s and 5.0 GT/s link-data rates.
- Supports ×16 lane reversal where the receivers on lanes 0 to 15 on the graphics endpoint are mapped to the transmitters on lanes 15 down to 0 on the root complex.
- Supports ×16 lane reversal where the transmitters on lanes 0 to 15 on the graphics endpoint are mapped to the receivers on lanes 15 down to 0 on the root complex (requires corresponding support on the root complex).
- Supports full-swing and low-swing transmitter output levels.

	3.	<u>PIN</u>	Assignment and Description
--	----	------------	-----------------------------------

Pin	Side B Connector			Side A Connector
#	Name	Description	Name	Description
1	+12v	+12 volt power	PRSNT#1	Hot plug presence detect
2	+12v	+12 volt power	+12v	+12 volt power
3	RSVD	Reserved	+12v	+12 volt power
4	GND	Ground	GND	Ground
5	SMCLK	SMBus clock	JTAG2	ТСК
6	SMDAT	SMBus data	JTAG3	TDI
7	GND	Ground	JTAG4	TDO
8	+3.3v	+3.3 volt power	JTAG5	TMS
9	JTAG1	+TRST#	+3.3v	+3.3 volt power
10	3.3Vaux	3.3v volt power	+3.3v	+3.3 volt power
11	WAKE#	Link Reactivation	PWRGD	Power Good
Mechanical Key				
12	RSVD	Reserved	GND	Ground
13	GND	Ground	REFCLK+	Reference Clock
14	HSOp(0)	Transmitter Lane 0,	REFCLK-	Differential pair
15	HSOn(0)	Differential pair	GND	Ground
16	GND	Ground	HSIp(0)	Receiver Lane 0,
17	PRSNT#2	Hotplug detect	HSIn(0)	Differential pair
18	GND	Ground	GND	Ground
19	HSOp(1)	Transmitter Lane 1,	RSVD	Reserved
20	HSOn(1)	Differential pair	GND	Ground
21	GND	Ground	HSIp(1)	Receiver Lane 1,

Pin	Side B Connector			Side A Connector
#	Name	Description	Name	Description
22	GND	Ground	HSIn(1)	Differential pair
23	HSOp(2)	Transmitter Lane 2,	GND	Ground
24	HSOn(2)	Differential pair	GND	Ground
25	GND	Ground	HSIp(2)	Receiver Lane 2,
26	GND	Ground	HSIn(2)	Differential pair
27	HSOp(3)	Transmitter Lane 3,	GND	Ground
28	HSOn(3)	Differential pair	GND	Ground
29	GND	Ground	HSIp(3)	Receiver Lane 3,
30	RSVD	Reserved	HSIn(3)	Differential pair
31	PRSNT#2	Hot plug detect	GND	Ground
32	GND	Ground	RSVD	Reserved
33	HSOp(4)	Transmitter Lane 4,	RSVD	Reserved
34	HSOn(4)	Differential pair	GND	Ground
35	GND	Ground	HSIp(4)	Receiver Lane 4,
36	GND	Ground	HSIn(4)	Differential pair
37	HSOp(5)	Transmitter Lane 5,	GND	Ground
38	HSOn(5)	Differential pair	GND	Ground
39	GND	Ground	HSIp(5)	Receiver Lane 5,
40	GND	Ground	HSIn(5)	Differential pair
41	HSOp(6)	Transmitter Lane 6,	GND	Ground
42	HSOn(6)	Differential pair	GND	Ground
43	GND	Ground	HSIp(6)	Receiver Lane 6,
44	GND	Ground	HSIn(6)	Differential pair
45	HSOp(7)	Transmitter Lane 7,	GND	Ground
46	HSOn(7)	Differential pair	GND	Ground
47	GND	Ground	HSIp(7)	Receiver Lane 7,
48	PRSNT#2	Hot plug detect	HSIn(7)	Differential pair


Pin	Side B Connector			Side A Connector
#	Name	Description	Name	Description
49	GND	Ground	GND	Ground
50	HSOp(8)	Transmitter Lane 8,	RSVD	Reserved
51	HSOn(8)	Differential pair	GND	Ground
52	GND	Ground	HSIp(8)	Receiver Lane 8,
53	GND	Ground	HSIn(8)	Differential pair
54	HSOp(9)	Transmitter Lane 9,	GND	Ground
55	HSOn(9)	Differential pair	GND	Ground
56	GND	Ground	HSIp(9)	Receiver Lane 9,
57	GND	Ground	HSIn(9)	Differential pair
58	HSOp(10)	Transmitter Lane 10,	GND	Ground
59	HSOn(10)	Differential pair	GND	Ground
60	GND	Ground	HSIp(10)	Receiver Lane 10,
61	GND	Ground	HSIn(10)	Differential pair
62	HSOp(11)	Transmitter Lane 11,	GND	Ground
63	HSOn(11)	Differential pair	GND	Ground
64	GND	Ground	HSIp(11)	Receiver Lane 11,
65	GND	Ground	HSIn(11)	Differential pair
66	HSOp(12)	Transmitter Lane 12,	GND	Ground
67	HSOn(12)	Differential pair	GND	Ground
68	GND	Ground	HSIp(12)	Receiver Lane 12,
69	GND	Ground	HSIn(12)	Differential pair
70	HSOp(13)	Transmitter Lane 13,	GND	Ground
71	HSOn(13)	Differential pair	GND	Ground
72	GND	Ground	HSIp(13)	Receiver Lane 13,
73	GND	Ground	HSIn(13)	Differential pair
74	HSOp(14)	Transmitter Lane 14,	GND	Ground
75	HSOn(14)	Differential pair	GND	Ground

Pin	Side B Connector			Side A Connector
#	Name	Description	Name	Description
76	GND	Ground	HSIp(14)	Receiver Lane 14,
77	GND	Ground	HSIn(14)	Differential pair
78	HSOp(15)	Transmitter Lane 15,	GND	Ground
79	HSOn(15)	Differential pair	GND	Ground
80	GND	Ground	HSIp(15)	Dessiver Long 15
81	PRSNT#2	Hot plug present detect	HSIn(15)	Receiver Lane 15, Differential pair
82	RSVD#2	Hot Plug Detect	GND	Ground

4. Board Configuration

4.1. Board Dimension

(Unit : mm)




4.2 Display Interface



5. Thermal Mechanism

(Unit : mm)



Change log list

Rev.	Data	History
1.0	2016/6/30	ER91FLA-PJ3P datasheet