





DRV10974 SLVSDN2E - JANUARY 2018 - REVISED MARCH 2021

DRV10974 12-V, Three-Phase, Sensorless BLDC Motor Driver

1 Features

- Input Voltage Range: 4.4 V to 18 V
- Total Driver H + L $r_{DS(on)}$: 750 m Ω (Typical) at $T_A = 25^{\circ}C$
- Phase Drive Current: 1-A Continuous (1.5-A Peak)
- 180° Sinusoidal Commutation for Optimal Acoustic Performance
- Resistor-Configurable Lead Angle
- Resistor-Configurable Current Limit
- Soft Start With Resistor-Configurable Acceleration Profile
- Built-In Current Sense to Eliminate External Current-Sense Resistor
- Proprietary Sensorless Control Without Motor Center Tap
- Simple User Interface:
 - One-Pin Configuration for Start-Up
 - PWM Input Designates Magnitude of Voltage Applied to Motor
 - Open-Drain FG Output Provides Speed Feedback
 - Pin for Forward and Reverse Control
- Fully Protected:
 - Motor-Lock Detect and Restart
 - Overcurrent, Short-Circuit, Overtemperature, Undervoltage

2 Applications

- · White Goods
- Fans, Blowers, and Pumps
- **BLDC Motor Module**

3 Description

The DRV10974 device is a three-phase sensorless motor driver with integrated power MOSFETs, which can provide continuous drive current up to 1 A (rms). The device is designed for cost-sensitive, low-noise, and low-external-component-count applications.

The DRV10974 device uses a proprietary sensorless control scheme to provide dependable commutation. sinusoidal commutation significantly reduces pure tone acoustics that are typical with 120° (trapezoidal) commutation. The DRV10974 spin-up is configured using a single external low-power resistor. The current limit can be set by an external low-power resistor.

The DRV10974 device provides for simple control of motor speed by applying a PWM input to control the


magnitude of the drive voltage, or by driving the PWM pin with an analog voltage and monitoring the FG pin for speed feedback.

The DRV10974 device includes a number of features to improve efficiency. The resistor-configurable lead angle allows the user to optimize the driver efficiency by aligning the phase current and the phase BEMF. In addition, the use of low-r_{DS(on)} MOSFETs helps to conserve power while the motor is being driven.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DRV10974	HTSSOP (16)	5.00 mm × 4.40 mm		
	WQFN (16	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Application Schematic




Table of Contents

1 I	-eatures	1	7.4 Device Functional Modes	19
2 /	Applications	1	8 Application and Implementation	
3 I	Description	1	8.1 Application Information	24
4 I	Revision History	<mark>2</mark>	8.2 Typical Application	
	Pin Configuration and Functions		9 Power Supply Recommendations	
	Specifications		10 Layout	
	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	
	6.2 ESD Ratings		10.2 Layout Example	
	6.3 Recommended Operating Conditions		11 Device and Documentation Support	
	6.4 Thermal Information		11.1 Device Support	
	6.5 Electrical Characteristics		11.2 Receiving Notification of Documentation I	
	6.6 Typical Characteristics Detailed Description		11.3 Support Resources	
	7.1 Overview		11.5 Electrostatic Discharge Caution 11.6 Glossary	
	7.1 Overview		12 Mechanical, Packaging, and Orderable	20
	7.3 Feature Description		Information	28
	Revision History nanges from Revision D (June 2020) to Revis	ion E	(March 2021)	Page
•	Updated Human-body model (HBM)			5
	congres from Povision P / June 2019) to Povis	ion C	(Santambar 2019)	Dogo
	nanges from Revision B (June 2018) to Revis	1011 C	(September 2016)	Page
•	Changed document status from MIXED STATU			
•	Deleted "Adv. info." designation from the WQFI	-		
•	Deleted the "Advance informatoin" note from the	ie WQ	FN pinout drawing	3
•	Deleted the "Advance Information" note from the	ne <i>The</i>	rmal Information table	5
•	Added description of Analog Mode Speed Cont	trol		12
	Added Kt High and Kt Low descriptions in abno			
	Added layout example for QFN package type		_	
_	Added layout example for QFN package type			21
CI	nanges from Revision A (April 2018) to Revis	ion B	(June 2018)	Page
•	Added WQFN package to the Device Information	on tab	le	1
	Added pinout drawing for the WQFN package			
	Added a column to the <i>Pin Functions</i> table for t			
_			. •	
•	Added a column to the <i>Thermal Information</i> tab			
•	Changed $r_{DS(on)}$ vs. Temperature graph to inclu			
•	Changed Speed-Control Transfer Function figured mode			-
•	Updated Lock BEMF Abnormal text for clarity			16
•	Changed Detailed Design Procedure to cover t	he hig	h level tuning process of the RMP, ADV, and C	cs
	settings	••••••		2
CI	nanges from Revision * (January 2018) to Rev	vision	A (April 2018)	Page
•	Added or changed several bullets in the Section	n 1 list		1
•	Changed text in the third paragraph of the Sect			
	Added parameter symbol (f _{PWM OUT}) to the 25-			
	Added parameter symbol (f _{PWM_OUT}) to the 25-			
•	Added parameter symbol (DC _{STEP}) for the cont			
•	Added parameter symbol (DC _{ON_MIN}) for the m	ınımur	n-operation duty cycle	12

www.ti.com

•	Changed "pulse durations" to "duty cycles"	12
	Changed PWM _{DC} to PWM _{dc}	
•	Added parameter symbol (f _{FG MIN}) for the motor speed	15
•	Changed the number of lock-detect schemes from five to six	. 15
•	Added a table note stating the required resistor tolerance	. 18
•	Added a new Section 7.4.1.2 section	. 19
•	Added a parameter symbol (t _{ALIGN}) in the Section 7.4.1.3 section, and reworded the last sentence thereof.	. 20
•	Changed the column headings of the two rightmost columns in Table 7-2	20
•	Added three table notes following Table 7-2	20
•	Changed "programmed resistor" to "selected resistor"	21
•	Added a table note stating the required resistor tolerance	. 21
•	Added a table note stating the required resistor tolerance	. 22
•	Added a ±30% tolerance to the V1P8 capacitor in Table 8-1	. 24
•	Changed content of Row 4 in Table 8-2 to "Motor electrical constant"	. 25
•	Deleted all previous content from the Section 8.2.2 section and replaced it with a reference to the DRV109	74
	Tuning Guide	25
	Changed Figure 8-3	
•	Added location information for the capacitor in the Section 9 section	. 26


5 Pin Configuration and Functions



NC - No internal connection

Figure 5-1. PWP PowerPAD™ Package 16-Pin HTSSOP With Exposed Thermal Pad Top View





NC - No internal connection

Figure 5-2. RUM Package 16-Pin WQFN With Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN		PIN					
NAME	NC).	I/O	TYPE(1)	DESCRIPTION		
NAME.	HTSSOP	WQFN					
ADV	1	15	ı	D	Selects the applied lead angle by 1/8-W resistor; not to be driven externally with a source; leaving the pin open results in the longest lead angle; the lead angle is determined by the ADV pin voltage at power up.		
cs	8	6	I	D	Selects current limit by 1/8-W resistor; not to be driven externally with a source; leaving the pin open results in the highest current limit; the current limit is determined by the CS pin voltage at power up.		
FG	3	1	0	D	Provides motor speed feedback; open-drain output with internal pullup to V3P3; near pullup resistor to limit current if pullup voltage is higher than V3P3		
FR	2	16	I	D	Direction control. FR = 0: $U \rightarrow V \rightarrow W$; FR = 1: $U \rightarrow W \rightarrow V$; value is determined by the FR pin state on exit of low-power mode; internal pulldown		
GND	7, 16	5, 14	_	_	Digital and analog ground		
NC	9	8	_	NC	No internal connection		
PGND	10	7	_	Р	Power ground connection for motor power		
PWM	4	2	I	D	Motor speed-control input; auto detect for analog or digital mode; internal pullup to 2.2 V		
RMP	6	4	I	D	Acceleration ramp-rate control; 1/8-W resistor to GND to set acceleration rate; leaving the pin open results in the slowest acceleration rate; the acceleration rate is determined by the RMP pin voltage at power up.		
U	11	9	I/O	Α	Motor phase U		
V	12	10	I/O	Α	Motor phase V		
V1P8	5	3	0	Р	LDO regulator for internal operation; 1-µF, 6.3-V ceramic capacitor tied to GND. Can supply a maximum of 3 mA to an extenal load.		
V _{CC}	14	12	I	Р	Power-supply connection; 10-µF, 25-V ceramic capacitor tied to GND		
VCP	15	13	0	Α	Charge-pump output; 100-nF, 10-V ceramic capacitor tied to V _{CC}		
W	13	11	I/O	Α	Motor phase W		
Thermal pad	_	_	_	_	The exposed thermal pad must be electrically connected to the ground plane by soldering to the PCB for proper operation, and connected to the bottom side of the PCB through vias for better thermal spreading.		

(1) I = Input, O = Output, I/O = Input/output, P = Power, D = Digital, A = Analog, NC = No connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		N	/IIN	MAX	UNIT
	V _{CC}	_	0.3	20	
	PWM, FR	_	0.3	5.5	
	CS, RMP, ADV	_	0.3	2	
Din walkana	GND, PGND	_	0.3	0.3	\ <i>/</i>
Pin voltage	U, V, W		-1	20	V
	V1P8	_	0.3	2	
	FG	_	0.3	20	
	VCP	_	0.3	V _{CC} + 5.5	
Maximum junction temperature, T _J max		-	-40	150	°C
Storage temperature, T _{stg}		-	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
	1\/ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
		Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage	Vcc	4.4	18	V
	U, V, W	-0.7	18	
	PWM, FR	-0.1	5.5	
Voltage	FG	0.5	18	V
Voltage	CS	-0.1	1.8	V
	PGND, GND	-0.1	0.1	
	RMP, ADV	-0.1	1.8	
Current V1P8 regulator-output current; external load		0	3	mA
Operating ambient temperature, T _A		-40	85	°C
Operating junction tem	Operating junction temperature, T _J		125	°C

6.4 Thermal Information

		DRV10		
THERMAL METRIC ⁽¹⁾		PWP (HTSSOP)	RUM (VQFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.8	34.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.2	27	°C/W



		DRV10		
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	RUM (VQFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JB}$	Junction-to-board thermal resistance	20.7	13.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.5	13.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.9	4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

6.5 Electrical Characteristics

over operating junction temperature range (unless otherwise noted)

Low power mode TA = 25°C, V _{CC} = 12 V 380		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low power mode T _A = 25°C, V _{CC} = 12 V 380	SUPPLY CUR	RENT					
V(UVLO_F) VCC UVLO falling 4.2 4.3 4.4 V V(UVLO_R) VCC UVLO rising 4.5 4.7 4.85 V V(UVLO_R) VCC UVLO hysteresis 400 mV VVCP(UVLO_F) Charge pump UVLO falling VVCP - VCC 3.35 3.7 4.05 V VVCP(UVLO_F) Charge pump UVLO falling VVCP - VCC 3.85 4.0 4.37 V VVCP(UVLO_R) Charge pump UVLO hysteresis 330 mV VVCP(UVLO_R) Charge pump UVLO hysteresis 330 mV VVCP(UVLO_R) V1P8 UVLO falling VVCP - VCC 3.65 4.0 4.37 V VVCP(UVLO_R) V1P8 UVLO falling 1.25 1.4 1.55 V VVCP(PVCP) V1P8 UVLO falling 1.25 1.4 1.55 V VVCP(PVCP) V1P8 UVLO hysteresis 100 mV VVPP V1P8 V1P8 UVLO hysteresis 100 mV V1P8 V1P8 V1P8 UVLO hysteresis 100 mV V1P8 V1P8 UVLO hysteresis 100 mV V1P8 V1P8 V1P8 V1P8 UVLO hysteresis 100 mV V1P8	I _{CC}	Supply current	T _A = 25°C, V _{CC} = 12 V, no motor load		5	7	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{CC(LP)}	Low power mode	T _A = 25°C, V _{CC} = 12 V		380		μA
V(UVLO_R)	UVLO					'	
V(UVLO_R) V _{CC} UVLO rising 4.5 4.7 4.85 V V _{Nys(UVLO)} V _{CC} UVLO hysteresis 400 mV V _{VCP(UVLO_R)} Charge pump UVLO falling V _{VCP} − V _{CC} 3.35 3.7 4.05 V V _{VCP(UVLO_R)} Charge pump UVLO rising V _{VCP} − V _{CC} 3.65 4.0 4.37 V V _{hys(VCP)} Charge pump UVLO hysteresis 330 mV V 1.25 1.4 1.55 V V _(V1PB_R) V1P8 UVLO rising 1.35 1.5 1.65 V V _(V1PB_R) V1P8 UVLO hysteresis 100 mV V _(V1PB_R) V1P8 UVLO hysteresis 100 100 100 100	V _(UVLO_F)	V _{CC} UVLO falling		4.2	4.3	4.4	V
$\begin{array}{c} V_{VCP(UVLO_F)} \\ V_{VCP(UVLO_R)} \\ Charge pump UVLO falling \\ V_{VCP} - V_{CC} \\ V_{VCP(UVLO_R)} \\ Charge pump UVLO rising \\ V_{VCP} - V_{CC} \\ V_{VCP(UVLO_R)} \\ Charge pump UVLO hysteresis \\ V_{VNps(VCP)} \\ V_{VVP8_F} \\ V_{VP8_F} \\ V_{VP$	V _(UVLO_R)	V _{CC} UVLO rising		4.5	4.7	4.85	V
$\begin{array}{c} V_{VCP(UVLO_R)} \\ V_{VCP(UVLO_R)} \\ Charge pump UVLO hysteresis \\ V_{V_{NPS(VCP)}} \\ Charge pump UVLO hysteresis \\ V_{V(NPB_F)} \\ V_{V(NPB_F)} \\ V_{V(NPB_R)} \\ V_{V$	V _{hys(UVLO)}	V _{CC} UVLO hysteresis			400		mV
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{VCP(UVLO_F)}	Charge pump UVLO falling	V _{VCP} - V _{CC}	3.35	3.7	4.05	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{VCP(UVLO_R)}	Charge pump UVLO rising	V _{VCP} - V _{CC}	3.65	4.0	4.37	V
$V_{(V_1P8_R)} \text{V1P8 UVLO rising} \qquad \qquad$	V _{hys(VCP)}	Charge pump UVLO hysteresis			330		mV
$V_{hys(V1P8)} V1P8 \; UVLO \; hysteresis \qquad 100 \qquad mV$ $VOLTAGE \; RESULATORS$ $V_{V1P8} V1P8 \; voltage \qquad T_A = 25^{\circ}C, \; C_{(V1P8)} = 1 \; \mu F \qquad 1.7 1.8 \qquad 1.9 V$ $I_{V1P8} Maximum \; external \; load \; from \; V1P8 \qquad T_A = 25^{\circ}C, \; C_{(V1P8)} = 1 \; \mu F \qquad 1.7 1.8 \qquad 1.9 V$ $I_{V1P8} Maximum \; external \; load \; from \; V1P8 \qquad T_A = 25^{\circ}C, \; C_{(V1P8)} = 1 \; \mu F \qquad 3 mA$ $INTEGRATED \; MOSFET$ $I_{ds(on)_LS} High-side \; FET \; on-resistance \qquad T_A = 25^{\circ}C, \; V_{CC} = 12 \; V, \; I_O = 100 \; mA \qquad 0.375 \qquad 0.425 \Omega$ $I_{ds(on)_LS} Low-side \; FET \; on-resistance \qquad T_A = 25^{\circ}C, \; V_{CC} = 12 \; V, \; I_O = 100 \; mA \qquad 0.375 \qquad 0.425 \Omega$ $PHASE \; DRIVET$ $SL_{PH_LH} Phase \; slew \; rate \; switching \; low \; to \; high \qquad SlewRate = 0; \; measure \; 20% \; to \; 80\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $SL_{PH_HL} Phase \; slew \; rate \; switching \; high \; to \; low \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $I_{PWM_OUT} Phase \; output \; PWM \; frequency \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $I_{PWM_OUT} Phase \; output \; PWM \; frequency \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $I_{PWM_OUT} Phase \; output \; PWM \; frequency \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $I_{PWM_OUT} Phase \; output \; PWM \; frequency \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$ $I_{PWM_OUT} Phase \; output \; PWM \; frequency \qquad SlewRate = 0; \; measure \; 80\% \; to \; 20\%; \; VCC = 12 \; V; \; phase \; current > 20 \; mA \qquad 70 120 170 V/\mu S$		V1P8 UVLO falling		1.25	1.4	1.55	V
VOLTAGE REGULATORSVV1P8V1P8 voltage $T_A = 25^{\circ}C$, $C_{(V1P8)} = 1 \mu F$ 1.71.81.9V I_{V1P8} Maximum external load from V1P8 $T_A = 25^{\circ}C$, $C_{(V1P8)} = 1 \mu F$ 3mAINTEGRATED MOSFET $r_{ds(on)_HS}$ High-side FET on-resistance $T_A = 25^{\circ}C$, $V_{CC} = 12 \text{ V}$, $I_O = 100 \text{ mA}$ 0.3750.425ΩPHASE DRIVERSL_PH_LHPhase slew rate switching low to highSlewRate = 0; measure 20% to 80%; $V_{CC} = 12 \text{ V}$; phase current > 20 mA70120170 $V_{I/PS}$ SL_PH_HLPhase slew rate switching high to lowSlewRate = 0; measure 80% to 20%; $V_{CC} = 12 \text{ V}$; phase current > 20 mA70120170 $V_{I/PS}$ f_{PWM_OUT} Phase output PWM frequencySlewRate = 0; measure 80% to 20%; $V_{CC} = 12 \text{ V}$; phase current > 20 mA70120170 $V_{I/PS}$ f_{PWM_OUT} Phase output PWM frequency25kHz V_{I} <td>V_(V1P8_R)</td> <td>V1P8 UVLO rising</td> <td></td> <td>1.35</td> <td>1.5</td> <td>1.65</td> <td>V</td>	V _(V1P8_R)	V1P8 UVLO rising		1.35	1.5	1.65	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{hys(V1P8)}	V1P8 UVLO hysteresis			100		mV
	VOLTAGE RE	GULATORS				'	
	V _{V1P8}	V1P8 voltage	T _A = 25°C, C _(V1P8) = 1 μF	1.7	1.8	1.9	V
$r_{ds(on)_HS}$ High-side FET on-resistance $T_A = 25^{\circ}\text{C}$, $V_{CC} = 12 \text{ V}$, $I_O = 100 \text{ mA}$ 0.3750.425ΩPHASE DRIVERSL_{PH_LH}Phase slew rate switching low to highSlewRate = 0; measure 20% to 80%; VCC = 12 V; phase current > 20 mA70120170V/μsSL_{PH_HL}Phase slew rate switching high to lowSlewRate = 0; measure 80% to 20%; VCC = 12 V; phase current > 20 mA70120170V/μs f_{PWM_OUT} Phase output PWM frequencySlewRate = 0; measure 80% to 20%; VCC = 12 V; phase current > 20 mA70120170V/μs f_{PWM_OUT} Phase output PWM frequency25kHz t_{dead_time} Recommended dead time440ns	I _{V1P8}	Maximum external load from V1P8	T _A = 25°C, C _(V1P8) = 1 μF			3	mA
$r_{ds(on)_LS}$ Low-side FET on-resistance $T_A = 25^{\circ}\text{C}$, $V_{CC} = 12 \text{ V}$, $I_O = 100 \text{ mA}$ 0.375 0.425 Ω PHASE DRIVER SL _{PH_LH} Phase slew rate switching low to high $V_{CC} = 12 \text{ V}$; phase current > 20 mA 70 120 170 $V_{LS} = 12 \text{ V}$; phase slew rate switching high to low $V_{CC} = 12 \text{ V}$; phase current > 20 mA 70 120 170 $V_{LS} = 12 \text{ V}$; phase current > 20 mA 70 120 $V_{LS} = 12 \text{ V}$; phase current > 20 mA 70 120 $V_{LS} = 12 \text{ V}$; phase current > 20 mA 70 120 $V_{LS} = 12 \text{ V}$; phase current > 20 mA 70 120 $V_{LS} = 12 \text{ V}$; phase current > 20	INTEGRATED	MOSFET				'	
PHASE DRIVER SL_PH_LH Phase slew rate switching low to high VCC = 12 V; phase current > 20 mA SL_PH_HL Phase slew rate switching high to low VCC = 12 V; phase current > 20 mA SL_PH_HL Phase slew rate switching high to low VCC = 12 V; phase current > 20 mA To 120 170 V/µs SlewRate = 0; measure 80% to 20%; VCC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/CC = 12 V; phase current > 20 mA To 120 170 V/µs V/µs V/µs V/CC = 12 V; phase current > 20 mA	r _{ds(on)_} HS	High-side FET on-resistance	T _A = 25°C, V _{CC} = 12 V, I _O = 100 mA		0.375	0.425	Ω
SL _{PH_LH} Phase slew rate switching low to high $VCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCC = 12 V$; phase current > 20 mA $VLCCC = 12 V$; phase current > 20 mA $VLCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC$	r _{ds(on)_LS}	Low-side FET on-resistance	T _A = 25°C, V _{CC} = 12 V, I _O = 100 mA		0.375	0.425	Ω
SL _{PH_LH} Phase slew rate switching low to high VCC = 12 V; phase current > 20 mA SL _{PH_HL} Phase slew rate switching high to low SlewRate = 0; measure 80% to 20%; VCC = 12 V; phase current > 20 mA 70 120 170 V/µs SL _{PH_HL} Phase slew rate switching high to low VCC = 12 V; phase current > 20 mA 70 120 170 V/µs SL _{PH_HL} Phase slew rate switching high to low VCC = 12 V; phase current > 20 mA 70 120 170 V/µs FlowRate = 0; measure 80% to 20%; VCC = 12 V; phase current > 20 mA 70 120 170 V/µs The standard rate switching low to high VCC = 12 V; phase current > 20 mA 70 120 170 V/µs The standard rate switching low to high VCC = 12 V; phase current > 20 mA 70 120 170 V/µs The standard rate switching low to high VCC = 12 V; phase current > 20 mA 70 120 170 V/µs The standard rate switching low to high VCC = 12 V; phase current > 20 mA 70 120 170 V/µs The standard rate switching low to high VCC = 12 V; phase current > 20 mA 70 120 170 V/µs	PHASE DRIV	ER				'	
SL_{PH_HL} Phase siew rate switching high to low $VCC = 12 \text{ V}$; phase current > 20 mA $VCC = 12 \text{ V}$ phase current > 20 mA VCC	SL _{PH_LH}	Phase slew rate switching low to high	-,	70	120	170	V/µs
t _{dead_time} Recommended dead time 440 ns CHARGE PUMP	SL _{PH_HL}	Phase slew rate switching high to low		70	120	170	V/µs
CHARGE PUMP	f _{PWM_OUT}	Phase output PWM frequency			25		kHz
	t _{dead_time}	Recommended dead time		440			ns
V_{VCP} VCP voltage $V_{CC} = 4.4 \text{ V to } 18 \text{ V}$ $V_{CC} + 4 \text{ V}_{CC} + 5 \text{ V}_{CC} + 5.5 \text{ V}$	CHARGE PU	MP					
	V _{VCP}	VCP voltage	V _{CC} = 4.4 V to 18 V	V _{CC} + 4	V _{CC} + 5	V _{CC} + 5.5	V

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



over operating junction temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V_{CC} = 12 V, $R_{(CS)}$ = 7.32 k Ω ±1%		0.2		
		V_{CC} = 12 V, $R_{(CS)}$ = 16.2 k Ω ±1%		0.4		
		V_{CC} = 12 V, $R_{(CS)}$ = 25.5 k Ω ±1%		0.6		
		V_{CC} = 12 V, $R_{(CS)}$ = 38.3 k Ω ±1%		0.8		
		V_{CC} = 12 V, $R_{(CS)}$ = 54.9 k Ω ±1%		1		
I _{LIMIT}	Current-limit threshold	V_{CC} = 12 V, $R_{(CS)}$ = 80.6 k Ω ±1%		1.2		Α
		V_{CC} = 12 V, $R_{(CS)}$ = 115 k Ω ±1%		1.4		
		V_{CC} = 12 V, $R_{(CS)}$ = 182 k Ω ±1%, open loop and closed loop current limit		1.6		
		V_{CC} = 12 V, $R_{(CS)}$ = 182 kΩ ±1%, align current limit		1.5		
RANGE C	F MOTORS SUPPORTED				'	
R _m	Motor resistance measurement	Phase to center tap	1		20	Ω
K _t	Motor BEMF constant measurement	Phase to center tap	5		150	mV/Hz
t _{ALIGN}	Motor align time			0.67		s



over operating junction temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM - DIGI	TAL MODE					
V _{IH(DIG)}	PWM input high voltage		2.2			V
V _{IL(DIG)}	PWM input low voltage				0.6	V
f_{PWM}	PWM input frequency		0.1		100	kHz
J		V _{VCC} < 14 V		100 %		
DC _{MAX}	Maximum output PWM duty cycle	V _{VCC} ≥ 14 V		[(14 / V _{VCC}) × 100] %		
DC _{MIN}	Minimum output PWM duty cycle device needs to guarantee (irrespective of input PWM DC)	Lower duty cycle from 15% down		15%		
DC _{ON_MIN}	Minimum input duty cycle that device uses to drive motor			1.5 %		
DC _{STEP}	Duty cycle step size/resolution			0.2 %		
V _{IH(AUTO)}	PWM input high voltage for auto detection		1.62	1.695	1.77	V
V _{IL(AUTO)}	PWM input low voltage for exiting PWM mode		1.315	1.39	1.465	V
R _{pu(PWM)}	Internal PWM pullup resistor to V3P3			120		kΩ
LOW-POWE	R MODE	1				
t _(EX_LPM)	PWM pulse duration to exit low-power mode	PWM > V _{IH(DIG)}	1			μs
V _(EX_LPM)	PWM voltage to exit low-power mode		1.5			V
t _(EN LPM)	PWM low time to enter low-power mode	PWM < V _{IL(DIG);} motor stationary	25			ms
	LOG MODE	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
V _{ANA_FS}	Analog full-speed voltage			1.8		V
V _{ANA_ZS}	Analog zero-speed voltage		20			mV
R _{out(PWM)}	External analog driver output impedance				50	kΩ
t _{SAM}	Analog speed sample period			320		μs
V _{ANA_RES}	Analog voltage resolution			3.5		mV
	(FG OUTPUT, FR INPUT)					
f _{FG_MIN}	Minimum FG output frequency during coast			10		Hz
V _{IH(FR)}	Input high		2.2			V
V _{IL(FR)}	Input low				0.6	V
I _(FG_SINK)	Output sink current, FG	V _O = 0.3 V	5			mA
R _{pu(FG)}	Internal FG pullup resistor to 3.3V			20		kΩ
R _{pd(FR)}	Internal FR pulldown resistor to ground			100		kΩ
	ECTION RELEASE TIME					
t _(LOCK_OFF)	Lock release time			5		S
•	RENT PROTECTION				I	
I _{OC_limit}	Overcurrent protection	T _A = 25°C	2.5			Α
t _{OC_retry}	Overcurrent protection retry time			5		S
	SHUTDOWN					
T _{SD}	Shutdown temperature threshold		140	150		°C
T _{SD(hys)}	Shutdown temperature threshold hysteresis			15		°C

over operating junction temperature range (unless otherwise noted)

	ing junction temperature range (unless PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LEAD ANG	LE						
		V_{CC} = 12 V, $R_{(ADV)}$ = 10.7 k Ω ±1%		10			
		V_{CC} = 12 V, $R_{(ADV)}$ = 14.3 k Ω ±1%		25			
		V_{CC} = 12 V, $R_{(ADV)}$ = 17.8 k Ω ±1%		50			
		V_{CC} = 12 V, $R_{(ADV)}$ = 22.1 k Ω ±1%		100			
		V_{CC} = 12 V, $R_{(ADV)}$ = 28 k Ω ±1%		150			
		$V_{CC} = 12 \text{ V}, R_{(ADV)} = 34 \text{ k}\Omega \pm 1\%$		200			
		$V_{CC} = 12 \text{ V}, R_{(ADV)} = 41.2 \text{ k}\Omega \pm 1\%$		250			
ADV _{select}	Lead angle selection	V_{CC} = 12 V, $R_{(ADV)}$ = 49.9 k Ω ±1%		300		μs	
		V_{CC} = 12 V, $R_{(ADV)}$ = 59 k Ω ±1%		400			
		V_{CC} = 12 V, $R_{(ADV)}$ = 71.5 k Ω ±1%	-	500			
		V_{CC} = 12 V, $R_{(ADV)}$ = 86.6 k Ω ±1%		600		-	
		V_{CC} = 12 V, $R_{(ADV)}$ = 105 k Ω ±1%		700			
		V_{CC} = 12 V, $R_{(ADV)}$ = 124 k Ω ±1%		800			
		V_{CC} = 12 V, $R_{(ADV)}$ = 150 k Ω ±1%		900			
		V_{CC} = 12 V, $R_{(ADV)}$ = 182 k Ω ±1%	-	1000			
ACCELERA	TION RAMP RATE						
		V_{CC} = 12 V, $R_{(RMP)}$ = 7.32 k Ω ±1%		0			
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 10.7 \text{ k}\Omega \pm 1\%$		1			
		V_{CC} = 12 V, $R_{(RMP)}$ = 14.3 k Ω ±1%		2			
		V_{CC} = 12 V, $R_{(RMP)}$ = 17.8 k Ω ±1%	-	3			
		V_{CC} = 12 V, $R_{(RMP)}$ = 22.1 k Ω ±1%		4			
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 28 \text{ k}\Omega \pm 1\%$		5			
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 34 \text{ k}\Omega \pm 1\%$		6			
OMD	DMD coloction for acceleration profile	$V_{CC} = 12 \text{ V}, R_{(RMP)} = 41.2 \text{ k}\Omega \pm 1\%$		7		004	
RMP _{select}	RMP selection for acceleration profile	V_{CC} = 12 V, $R_{(RMP)}$ = 49.9 k Ω ±1%		8		code	
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 59 \text{ k}\Omega \pm 1\%$		9			
		V_{CC} = 12 V, $R_{(RMP)}$ = 71.5 k Ω ±1%		10			
		V_{CC} = 12 V, $R_{(RMP)}$ = 86.6 k Ω ±1%		11		1	
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 105 \text{ k}\Omega \pm 1\%$		12			
		V_{CC} = 12 V, $R_{(RMP)}$ = 124 k Ω ±1%		13			
		V_{CC} = 12 V, $R_{(RMP)}$ = 150 k Ω ±1%		14			
		$V_{CC} = 12 \text{ V}, R_{(RMP)} = 182 \text{ k}\Omega \pm 1\%$		15			



6.6 Typical Characteristics




Figure 6-1. Supply Current vs Power Supply




Figure 6-2. $r_{DS(on)}$ vs Temperature When V_{CC} = 12 V

7 Detailed Description

7.1 Overview

The DRV10974 device is a three-phase sensorless motor driver with integrated power MOSFETs, which provide drive-current capability up to 1 A continuous (rms). The device is specifically designed for low-noise, low external-component count, 12-V motor-drive applications. The 180° commutation requires no configuration beyond setting the peak current, the lead angle, and the acceleration profile, each of which is configured by an external resistor.

The 180° sensorless-control scheme provides sinusoidal output voltages to the motor phases as shown in Figure 7-1.





Figure 7-1. 180° Sensorless-Control Scheme

Interfacing to the DRV10974 device is simple and intuitive. The DRV10974 device receives a PWM input that it uses to control the speed of the motor. The duty cycle of the PWM input is used to determine the magnitude of the voltage applied to the motor. The resulting motor speed can be monitored on the FG pin. The FR pin is used to control the direction of rotation for the motor. The acceleration ramp rate is controlled by the RMP pin. The current limit is controlled by a resistor on the CS pin. The lead angle is controlled by a resistor on the ADV pin. When the motor is not spinning, a low-power mode turns off unused circuits to conserve power.

The DRV10974 device features extensive protection and fault-detect mechanisms to ensure reliable operation. The device provides overcurrent protection without the requirement for an external current-sense resistor. Rotor-lock detect uses several methods to reliably determine when the rotor stops spinning unexpectedly. The device provides additional protection for undervoltage lockout (UVLO), for thermal shutdown, and for phase short circuit (phase to phase, phase to ground, phase to supply).



7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Speed Input and Control

The DRV10974 device has a three-phase 25-kHz PWM (f_{PWM_OUT}) output that has an average value of sinusoidal waveforms from phase to phase as shown in Figure 7-2. When any phase is measured with reference to ground, the waveform observed is a PWM-encoded sinusoid coupled with third-order harmonics as shown in Figure 7-3. This encoding scheme simplifies the driver requirements because one phase output is always equal to zero.




Figure 7-2. Sinusoidal Voltage




Figure 7-3. PWM Encoded Phase Output and the Average Value

The output amplitude is determined by the supply voltage (V_{CC}) and the PWM-commanded duty cycle (PWM) as calculated in Equation 1 and shown in Figure 7-4. The maximum amplitude is applied when the commanded PWM duty cycle is slightly less than 100% in order to keep the 25-kHz PWM rate ($f_{PWM-OUT}$).




Figure 7-4. Output Voltage Amplitude Adjustment

The motor speed is controlled indirectly by using the PWM command to control the amplitude of the phase voltages which are applied to the motor. The PWM pin can be driven by either a digital duty cycle or an analog voltage.

The duty cycle of the PWM input (PWM) is passed through a low-pass filter that ramps from 0% to 100% duty cycle in 120 ms. The control resolution is approximately 0.2% (DC_{STEP}). The signal path from PWM input to PWM motor is shown in Figure 7-5.




Figure 7-5. PWM Command Input Control Diagram



The output peak amplitude is described by Equation 1 when $PWM_{dc} > 15\%$ (the minimum-operation duty cycle). When the PWM-commanded duty cycle is lower than the minimum-operation duty cycle and higher than 1.5% (DC_{ON_MIN}), the output is controlled the by the minimum-operation duty cycle (DC_{MIN}). This is shown in Figure 7-6 for analog input, and for duty cycles greater than 1.5% (DC_{ON_MIN}) for digital input. If the supply voltage (V_{VCC}) > 14 V, the maximum PWM_{dc} is limited to 14 V / V_{VCC} .




Figure 7-6. PWM-Mode Speed-Control Transfer Function

When the PWM pin is driven with an analog voltage, the output peak amplitude depends on the supply voltage, the analog voltage on the PWM pin (V_{ANA}), and the voltage of V1P8 (V_{V1P8}). This is shown in Equation 2:

$$V_{ph_{pk}} = \frac{V_{ANA}}{V_{1P8}} \times V_{CC} \tag{2}$$

Note the output peak amplitude is described by Equation 2 when the $V_{ANA} > 0.27$ V or 15% of 1.8 V. This is the equivalent of the minimum-operation duty cycle percentage of 15% (DC_{MIN}). When the analog voltage on the PWM pin is lower than the minimum-operation duty-cycle percentage but higher than the zero-speed analog voltage (V_{ANA_ZS}), the output is controlled by the minimum-operation duty cycle. When the analog voltage on the PWM pin is below zero-speed analog voltage, the DRV10974 enters low-power mode. This is shown in Figure 7-7.




Figure 7-7. Analog-Mode Speed-Control Transfer Function

7.3.2 Motor Direction Change

The DRV10974 device can be easily configured to drive the motor in either direction by setting the input on the FR (forward-reverse) pin to a logic 1 or logic 0 state. The direction of commutation as described by the commutation sequence is defined as follows:

FR = 0
$$U \rightarrow V \rightarrow W$$

FR = 1 $U \rightarrow W \rightarrow V$

7.3.3 Motor-Frequency Feedback (FG)

During operation of the DRV10974 device, the FG pin provides an indication of the speed of the motor. The FG pin toggles at a rate of one time during an electrical cycle. Using this information and the number of pole pairs in the motor, use Equation 3 to calculate the mechanical speed of the motor.

$$RPM = \frac{f_{(FG)} \times 60}{pole_pairs}$$
(3)

During open-loop acceleration the FG pin indicates the frequency of the signal that is driving the motor. The lock condition of the motor is unknown during open-loop acceleration and therefore the FG pin could toggle during this time even though the motor is not moving.

During spin down, the DRV10974 device continues to provide speed feedback on the FG pin. The DRV10974 device provides the output of the U-phase comparator on the FG pin until the motor speed drops below 10 Hz (f_{FG_MIN}). When the motor speed falls below 10 Hz, the device enters into the low-power mode and the FG output is held at a logic high.

7.3.4 Lock Detection

When the motor is locked by some external condition, the DRV10974 device detects the lock condition and acts to protect the motor and the device. The lock condition must be properly detected whether the condition occurs as a result of a slowly increasing load or a sudden shock.

The DRV10974 device reacts to the lock condition by stopping the motor drive. To stop driving the motor, the phase outputs are placed into a high-impedance state. After successfully transitioning into a high-impedance

Copyright © 2021 Texas Instruments Incorporated



state as the result of a lock condition, the DRV10974 device attempts to restart the motor after $t_{(LOCK_OFF)}$ seconds.

The DRV10974 device has a comprehensive lock-detect function that includes six different lock-detect schemes. Each of these schemes detects a particular condition of the lock as shown in Figure 7-8.




Figure 7-8. Lock Detect

The following sections describe each lock-detect scheme.

7.3.4.1 Lock Kt Measure

The DRV10974 device measures the actual Kt of the motor when transitioning from open-loop acceleration to closed-loop acceleration. If the measured Kt is less than 200 mV, the device indicates that the handoff Kt level was not properly reached and the lock is triggered.

7.3.4.2 Lock No Motor

The phase-U current is checked at the end of the align state. If the phase-U current is not greater than 50 mA, then the motor is not connected. This condition is reported as a lock condition.

7.3.4.3 Lock Open Loop Abnormal

Transition from open loop to closed loop is based on the estimated value of BEMF. If during open-loop acceleration the electrical commutation rate exceeds 200 Hz without reaching the handoff threshold, this lock is triggered.

7.3.4.4 Lock BEMF Abnormal

For any specific motor, the integrated value of BEMF during half of an electrical cycle is a constant as shown by the shaded gray area in Figure 7-9. This value is constant regardless of whether the motor runs fast or slow. The DRV10974 device monitors this value and uses it as a criterion to determine if the motor is in a lock condition.

The DRV10974 device uses the integrated BEMF to determine the Kt value of the motor during the initial motor start. Based on this measurement, a range of acceptable Kt values is established. Then, during closed-loop motor operation the Ktc (Kt calculated) value is continuously updated. Finally, the Ktc value is checked to see if it is within the range between ½ Kt and 2Kt. If the Ktc value goes beyond the acceptable range, a lock condition is triggered as shown in Figure 7-10. Note, there is a blanking period of 0.3 s after the transition from open loop to closed loop where the abnormal BEMF lock is momentarily disabled. The device uses this time to finalize the Kt value that Ktc is compared against.




Figure 7-9. BEMF Integration




Figure 7-10. Abnormal Kt Lock Detect

7.3.4.5 Lock Closed Loop Abnormal

This lock condition is active when the DRV10974 device is operating in the closed-loop mode. The motor is indicated as not moving when the closed-loop commutation period becomes lower than half the previous commutation period. This condition triggers the closed-loop abnormal-lock condition.

7.3.4.6 Lock Speed Abnormal

If the motor is in normal operation, the motor BEMF is always less than the voltage applied to the phase. The sensorless-control algorithm of the DRV10974 device is continuously updating the value of the motor BEMF based on the speed of the motor and the motor Kt as shown in Figure 7-11. If the calculated value for motor BEMF is 1.5 times higher than the applied voltage on phase U (V_U) for an electrical period then an error is present in the system, and the calculated value for motor BEMF is wrong or the motor is out of phase with the commutation logic. When this condition is detected, a lock is triggered.




Figure 7-11. BEMF Monitoring



7.3.5 Soft Current-Limit

The current-limit function provides active protection for preventing damage as a result of high current. The soft current-limit does not use direct-current measurement for protection, but rather, uses the measured motor resistance (Rm) and motor velocity constant (Kt) to limit the voltage applied to the phase (U) such that the current does not exceed the limit value (I_(LIMIT)). The soft current-limit scheme is shown in Figure 7-12 based on the calculation in Equation 4.

The soft current-limit is only active when in normal closed-loop mode and does not result in a fault condition nor does it result in the motor being stopped. The soft current-limit is typically useful for limiting the current that results from heavy loading during motor acceleration. The $I_{(LIMIT)}$ current is configured by an external resistor $(R_{(CS)})$ as shown in Table 7-1.




Figure 7-12. Current Limit

Use Equation 4 to calculate the I_(LIMIT) value.

$$I_{(LIMIT)} = \frac{V_{(U)LIMIT} - Speed \times Kt}{Rm}$$
(4)

Table 7-1 can be used to determine the I_(LIMIT) value.

Table 7-1. Soft Current-Limit Selections

R _(CS) [kΩ] ⁽¹⁾	I _(LIMIT) [mA]
7.32	200
16.2	400
25.5	600
38.3	800
54.9	1000
80.6	1200
115	1400
182	1600 (1500 during align)

(1) All resistors are ±1 %.

Note

The soft current-limit is not correct if the motor is out of phase with the commutation control logic (locked rotor). The soft current-limit is not effective under this condition.

7.3.6 Short-Circuit Current Protection

The short-circuit current protection function shuts off drive to the motor by placing the motor phases into a high-impedance state if the current in any motor phase exceeds the short-circuit protection limit $I_{(OC_LIMIT)}$. The DRV10974 device goes through the initialization sequence and attempts to restart the motor after the

Submit Document Feedback

short-circuit condition is improved. This function is intended to protect the device and the motor from catastrophic failure when subjected to a short-circuit condition.

7.3.7 Overtemperature Protection

The DRV10974 device has a thermal shutdown function which disables the motor operation when the device junction temperature has exceeded the T_{SD} temperature. Motor operation resumes when the junction temperature becomes lower than $T_{SD} - T_{SD(hys)}$.

7.3.8 Undervoltage Protection

The DRV10974 device has an undervoltage lockout feature, which prevents motor operation whenever the supply voltage (V_{CC}) becomes too low. Upon power up, the DRV10974 device operates when V_{CC} rises above $V_{(UVLO\ F)} + V_{hys(UVLO)}$. The DRV10974 device continues to operate until V_{CC} falls below $V_{(UVLO\ F)}$.

7.4 Device Functional Modes

7.4.1 Spin-Up Settings

7.4.1.1 Motor Start

The DRV10974 device starts the motor using a procedure which is shown in Figure 7-13.




Figure 7-13. DRV10974 Initialization and Motor Start-Up Sequence

7.4.1.2 Initial Speed Detect

Every time the DRV10974 device exits low-power mode, it determines if the motor is spinning using a function called initial speed detect. If the frequency on the FG pin is less than 10 Hz, the motor is considered stationary.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



If the frequency is greater than 10 Hz the motor is decelerated until it is below 10 Hz or a 5-second time-out has occurred.

7.4.1.3 Align

To align the rotor to the commutation logic, the DRV10974 device applies a current equivalent to the closed-loop run current to phase U by driving phases V and W equally. This condition is maintained for a maximum of 0.67 s (t_{ALIGN}). To avoid a sudden change in current that could result in undesirable acoustics, the voltage applied to the motor is changed gradually to obtain a current change of 12 A/s.

7.4.2 Open-Loop Acceleration

After the motor is confirmed to be stationary and after completing the motor initialization, the DRV10974 device begins to accelerate the motor. This acceleration is accomplished by applying a voltage to the motor at the appropriate drive state and increasing the rate of commutation without regard to the actual position of the motor (referred to as *open-loop operation*). The function of the open-loop operation is to drive the motor to a minimum speed so that the motor generates sufficient BEMF to allow the commutation control logic to drive the motor accurately.

The motor start-up profile can be configured using an external resistor to set the acceleration profile before transitioning to closed-loop operation. Figure 7-14 shows this acceleration profile. During closed-loop operation the RMP pin controls the closed-loop acceleration and deceleration. Table 7-2 lists the selectable acceleration parameters.

Table 7-2. Acceleration Profile Settings

Table 1-2. Acceleration 1 Tollie Cettings												
RMP SELECTION	R _{RMP} [kΩ] ⁽¹⁾	Accel2 [Hz/s ²]	Accel1 [Hz/s]	CLOSED-LOOP- ACCELERATION TRANSITION TIME [s] ⁽²⁾	CLOSED-LOOP- DECELERATION TRANSITION TIME [s] ⁽³⁾							
0	7.32	0.22	4.6	2.7	44							
1	10.7	1.65	9.2	2.7	22							
2	14.3	1.65	15	1	22							
3	17.8	3.3	25	1	11							
4	22.1	7	25	0.2	44							
5	28	7	35	0.2	22							
6	34	14	50	0.2	22							
7	41.2	27	75	0.2	11							
8	49.9	27	75	5.4	11							
9	59	14	50	8	22							
10	71.5	7	35	11	22							
11	86.6	7	25	22	44							
12	105	3.3	25	5.4	11							
13	124	1.65	15	8	22							
14	150	1.65	9.2	11	22							
15	182	0.22	4.6	22	44							

⁽¹⁾ All resistors are ±1%

Product Folder Links: DRV10974

⁽²⁾ Time to transition from 0 to 100% duty cycle.

⁽³⁾ Time to transition from 100% to 0% duty cycle.




Figure 7-14. Start-Up Profile

7.4.3 Start-Up Current Sensing

The start-up peak current is controlled by the current-sense limit resistor, $R_{(CS)}$. The start current is set by selecting the $R_{(CS)}$ resistor based on Table 7-3. The current should be selected to allow the motor to accelerate reliably to the handoff threshold. Heavier loads may require a higher current setting, but the rate of acceleration is limited by the selected resistor, $R_{(RMP)}$.



Table 7-3.	Start-Up	Current	Limit
------------	----------	---------	-------

R _(CS) [kΩ] ⁽¹⁾	I _(LIMIT) [mA]
7.32	200
16.2	400
25.5	600
38.3	800
54.9	1000
80.6	1200
115	1400
182	1600 (1500 for align)

All resistors are ±1%.

7.4.4 Closed Loop

When the motor accelerates to the target BEMF threshold, commutation control transitions from open-loop mode to closed-loop mode. During this transition, the motor is allowed to coast for one electrical cycle to measure Kt. The commutation drive sequence and timing are determined by the internal control algorithm, and the applied voltage is determined by the PWM-commanded duty-cycle input. The closed-loop acceleration and deceleration values are provided in Table 7-2.

7.4.5 Control Advance Angle

To achieve the best efficiency, the drive state of the motor must be controlled such that the current is aligned with the BEMF voltage of the motor. Figure 7-15 illustrates the operation when the drive angle has been optimized. For complete flexibility, the DRV10974 device offers a wide range of fixed lead times. The options for lead time are controlled by a resistor on the ADV pin. The values available are shown in Table 7-4.




Figure 7-15. Drive Angle Adjustment

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Table 7-4. Lead Time Selection

R _{ADV} [kΩ] ⁽¹⁾	LEAD TIME [μs]
10.7	10
14.3	25
17.8	50
22.1	100
28	150
34	200
41.2	250
49.9	300
59	400
71.5	500
86.6	600
105	700
124	800
150	900
182	1000

(1) All resistors are ±1%.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV10974 device is used in sensorless 3-phase BLDC motor control. The driver provides a high-performance, high-reliability, flexible, and simple solution for appliance fan, pump, and blower applications. The following design shows a common application of the DRV10974 device.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

Table 8-1. Recommended External Components

NODE 1	NODE 2	COMPONENT
V _{CC}	GND	10-μF, 25-V ceramic capacitor tied from V _{CC} to ground
VCP	V _{CC}	100-nF, 10-V ceramic capacitor tied from VCP to V _{CC}
V1P8	GND	1-μF ±30%, 6.3-V ceramic capacitor tied from V1P8 to ground
RMP	GND	1%, 1/8 watt resistor tied from RMP to ground to set the desired acceleration profile
CS	GND	1%, 1/8-watt resistor tied from CS to ground to set the desired current limit
ADV	GND	1%, 1/8-watt resistor tied from ADV to ground to set the desired lead angle (time)

Product Folder Links: DRV10974

8.2.1 Design Requirements

Table 8-2 provides design input parameters and motor parameters for system design.

Table 8-2. Recommended Application Range

		- 5			
		MIN	NOM	MAX	UNIT
Motor voltage		4.4	12	18	V
BEMF constant	Phase to center tap, measured while motor is coasting	5		150	mV/Hz
Motor phase resistance	Phase to center tap	1		20	Ω
Motor electrical constant	1 phase; inductance divided by resistance, measured phase to phase, yields the electrical constant for 1 phase.	100		5000	μs
Motor winding current (rms)				1	Α
Absolute maximum current	During locked condition			2.5	Α


8.2.2 Detailed Design Procedure

Assuming the motor used in the application falls within the recommended application range shown in Table 8-2, the DRV10974 device is simple and intuitive to interface with. The DRV10974 device receives a PWM input that it uses to control the speed of the motor. The duty cycle of the PWM input is used to determine the magnitude of the voltage applied to the motor. The resulting motor speed can be monitored on the FG pin. The FR pin is used to control the direction of rotation for the motor. As a result, the only configuration and customization is dictated by the RMP, ADV, and CS pins.

The resistor on the CS pin is usually determined by the application specifications. Because the CS pin determines the current limit, specifications such as motor current or input power can determine what value the current limit can be set to. Then, the RMP and ADV resistors must be set experimentally through tuning. The RMP pin sets the acceleration profile of the motor. If the RMP pin is set to faster acceleration, the motor starts up faster but may be more likely to fail start-up. In addition, the ADV resistor controls the lead time so the applied current is aligned with the BEMF of the motor. If the ADV resistor is incorrectly selected, the motor may not run efficiently or at all.

As a result, the RMP pin is usually set to the slowest profile while ADV is correctly tuned. Then, the RMP can be set to a different value that allows for a faster acceleration with no impact to start-up reliability. This process, and other design considerations, are documented extensively in the DRV10974 Technical Documents tab on the DRV10974 product page.

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV10974 device is designed to operate from an input voltage supply, V_{CC} , range between 4.4 V and 18 V. The user must place a minimum of a 10- μ F capacitor rated for V_{CC} between the V_{CC} and GND pins and as close as possible to the V_{CC} and GND pins.

If the power supply ripple is more than 200 mV, in addition to the local decoupling capacitors, a bulk capacitance is required and must be sized according to the application requirements.

10 Layout

10.1 Layout Guidelines

- Use thick traces when routing to the V_{CC}, GND, U, V, and W pins, because high current passes through these traces.
- Place the 10- μ F capacitor between V_{CC} and GND, and as close to the V_{CC} and GND pins as possible.
- Place the 100-nF capacitor between VCP and V_{CC}, and as close to the VCP and V_{CC} pins as possible.
- Connect GND and PGND under the thermal pad.
- Keep the thermal pad connection as large as possible. It should be one piece of copper without any gaps.

10.2 Layout Example




Figure 10-1. HTSSOP Layout Example




Figure 10-2. QFN Layout Example



11 Device and Documentation Support

11.1 Device Support

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 28-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV10974PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	10974	Samples
DRV10974RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 10974	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2021

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
1	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV10974PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV10974RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 4-Mar-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV10974PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
DRV10974RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RUM (S-PQFP-N16)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-220 variation WGGC-3.



4209093-2/F 09/15

RUM (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters

RUM (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated