

# MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

100 V, 7.5 A, 103 mΩ

## FDMC86116LZ, FDMC86116LZ-L701

#### **General Description**

This N-Channel logic Level MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

#### **Features**


- Max  $R_{DS(on)} = 103 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 3.3 \text{ A}$
- Max  $R_{DS(on)} = 153 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 2.7 \text{ A}$
- HBM ESD Protection Level > 3 kV Typical (Note 1)
- 100% UIL Tested
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

• DC-DC Conversion



#### **PIN ASSIGNMENT**



#### **MARKING DIAGRAM**

AXYKK FDMC 86116Z FDMC 86116Z ALYW

FDMC86116LZ

FDMC86116LZ-L701

FDMC86116Z = Specific Device Code
A = Assembly Site
XY = 2-Digit Date Code

KK = 2-Digit Lot Run Traceability Code

L = Wafer Lot Number YW = Assembly Start Week

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

 The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

#### MOSFET MAXIMUM RATINGS ( $T_A = 25^{\circ}C$ unless otherwise noted)


| Symbol                            | Parameter  |                      |                       | Ratings     | Unit |
|-----------------------------------|--|----------------------|-----------------------|-------------|------|
| V <sub>DS</sub>                   | Drain to Source Voltage                          |                      |                       | 100         | V    |
| V <sub>GS</sub>                   | Gate to Source Voltage                           |                      |                       | ±20         | V    |
| I <sub>D</sub>                    | Drain Current                                    | Continuous           | T <sub>C</sub> = 25°C | 7.5         | Α    |
|                                   |  | Continuous (Note 3a) | T <sub>A</sub> = 25°C | 3.3         | 1    |
|                                   |  | Pulsed               |                       | 15          | 1    |
| E <sub>AS</sub>                   | Single Pulse Avalanche Energy (Note 2)           |                      |                       | 12          | mJ   |
| $P_{D}$                           | Power Dissipation $T_C = 25^{\circ}C$            |                      | 19                    | W           |      |
|                                   | Power Dissipation (Note 3a)                      |                      | T <sub>A</sub> = 25°C | 2.3         | 1    |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |                      |                       | -55 to +150 | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. Starting  $T_J = 25^{\circ}C$ ; N-ch: L = 1 mH,  $I_{AS} = 5.0$  A,  $V_{DD} = 90$  V,  $V_{GS} = 10$  V.

#### THERMAL CHARACTERISTICS

| Symbol | Parameter   | Ratings | Unit |
|--------|---|---------|------|
| Rejc   | Thermal Resistance, Junction to Case              | 6.5     | °C/W |
| RθJA   | Thermal Resistance, Junction to Ambient (Note 3a) | 53      |      |

3.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined bythe user's board design.



a. 53°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

| Symbol                                 | Parameter   | Test Conditions  | Min | Тур  | Max | Unit  |
|--|---|--|-----|------|-----|-------|
| OFF CHARA                              | ACTERISTICS   |  |     |      | •   |       |
| BV <sub>DSS</sub>                      | Drain to Source Breakdown Voltage                           | $I_D = 250 \mu A, V_{GS} = 0 V$  | 100 | _    | -   | V     |
| $\Delta BV_{DSS} / \Delta T_{J}$       | Breakdown Voltage Temperature<br>Coefficient                | $I_D$ = 250 $\mu$ A, referenced to 25°C  | -   | 73   | -   | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current                             | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V  | -   | _    | 1   | μΑ    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current                              | V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V                                       | -   | _    | ±10 | μΑ    |
| ON CHARAC                              | CTERISTICS  |  |     |      |     |       |
| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                            | $V_{GS} = V_{DS}, I_D = 250 \mu A$   | 1.0 | 1.8  | 2.2 | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage<br>Temperature Coefficient | $I_D$ = 250 $\mu$ A, referenced to 25°C  | -   | -6   | -   | mV/°C |
| R <sub>DS(on)</sub>                    | Static Drain to Source On Resistance                        | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A                                       | -   | 79   | 103 | mΩ    |
|  |   | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.7 A                                      | -   | 105  | 153 |       |
|  |   | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A, T <sub>J</sub> = 125°C               | _   | 136  | 178 | 1     |
| 9FS                                    | Forward Transconductance                                    | V <sub>DS</sub> = 5 V, I <sub>D</sub> = 3.3 A  | -   | 11   | _   | S     |
| DYNAMIC C                              | HARACTERISTICS  |  |     |      |     |       |
| C <sub>iss</sub>                       | Input Capacitance   | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz                             | -   | 232  | 310 | pF    |
| Coss                                   | Output Capacitance  | 1  | -   | 45   | 60  | pF    |
| C <sub>rss</sub>                       | Reverse Transfer Capacitance                                | 1  | -   | 2.4  | 5   | pF    |
| Rg                                     | Gate Resistance   |  | -   | 0.7  | _   | Ω     |
| SWITCHING                              | CHARACTERISTICS   |  |     |      |     |       |
| t <sub>d(on)</sub>                     | Turn-On Delay Time  | $V_{DD} = 50 \text{ V}, I_D = 3.3 \text{ A}, V_{GS} = 10 \text{ V},$                 | -   | 4.5  | 10  | ns    |
| t <sub>r</sub>                         | Rise Time   | $R_{GEN} = 6 \Omega$   | i   | 1.3  | 10  | ns    |
| t <sub>d(off)</sub>                    | Turn-Off Delay Time   | 1  | -   | 10   | 20  | ns    |
| t <sub>f</sub>                         | Fall Time   | 1  | -   | 1.4  | 10  | ns    |
| Q <sub>g(TOT)</sub>                    | Total Gate Charge   | V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.3 A        | -   | 4    | 6   | nC    |
| Q <sub>g(TOT)</sub>                    | Total Gate Charge   | $V_{GS} = 0 \text{ V to } 4.5 \text{ V}, V_{DD} = 50 \text{ V}, I_D = 3.3 \text{ A}$ | ı   | 2    | 3   | nC    |
| Q <sub>gs</sub>                        | Total Gate Charge   | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.3 A                                       | ı   | 0.8  | -   | nC    |
| Q <sub>gd</sub>                        | Gate to Drain "Miller" Charge                               | 1  | ı   | 0.7  | -   | nC    |
| DRAIN-SOL                              | JRCE DIODE CHARACTERISTICS                                  |  |     | -    | -   | _=    |
| V <sub>SD</sub>                        | Source to Drain Diode Forward                               | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 3.3 A (Note 4)                               | -   | 0.85 | 1.3 | V     |
|  | Voltage   | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 4)                                 | -   | 0.82 | 1.2 | 1     |
| t <sub>rr</sub>                        | Reverse Recovery Time                                       | I <sub>F</sub> = 3.3 A, di/dt = 100 A/μs   | -   | 33   | 54  | ns    |
| Q <sub>rr</sub>                        | Reverse Recovery Charge                                     | 1  | -   | 23   | 38  | nC    |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

#### TYPICAL CHARACTERISTICS (T. J = 25°C UNLESS OTHERWISE NOTED)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (CONTINUED)

(T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Gate Leakage Current vs. Gate to Source Voltage




Figure 11. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Forward Bias Safe Operating Area

#### TYPICAL CHARACTERISTICS (CONTINUED)

(T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)




Figure 13. Single pulse Maximum Power Dissipation





Figure 14. Junction-to-Ambient Transient Thermal Response Curve

#### **ORDERING INFORMATION**


| Device           | Device Marking | Package Type                                  | Reel Size | Tape Width | Shipping <sup>†</sup> |
|------------------|----------------|---|-----------|------------|-----------------------|
| FDMC86116LZ      | FDMC86116Z     | WDFN8 3.3x3.3, 0.65P<br>Power 33<br>(Pb-Free) | 13"       | 12 mm      | 3000 / Tape & Reel    |
| FDMC86116LZ-L701 | FDMC86116Z     | WDFN8 3.3x3.3, 0.65P<br>Power 33<br>(Pb-Free) | 13"       | 12 mm      | 3000 / Tape & Reel    |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




**ISSUE 0** 







3.20

SIDE VIEW







98AON13648G

**UNLESS SPECIFIED BOTTOM VIEW** (OPTION B)

RECOMMENDED LAND PATTERN

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


**DESCRIPTION:** WDFN8 3.3X3.3, 0.65P PAGE 1 OF 2


ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


**DOCUMENT NUMBER:** 

#### WDFN8 3.3x3.3, 0.65P CASE 511DQ ISSUE O

**DATE 31 OCT 2016** 







# ALL DIMENSIONS AS PER OPTION A UNLESS SPECIFIED BOTTOM VIEW (OPTION C)

#### NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-240.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.

|              |                      | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED" |             |  |  |
|--------------|----------------------|--|-------------|--|--|
| DESCRIPTION: | WDFN8 3.3X3.3, 0.65P |  | PAGE 2 OF 2 |  |  |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.






**DATE 02 FEB 2022** 

#### NOTES:

- A. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- B. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH
- PROTRUSIONS NOR GATE BURRS. MOLD FLASH PROTRUSION OR GATE BURR DOES NOT EXCEED 0.150MM.

| DIM | MILLIMETERS |      |      |  |  |
|-----|-------------|------|------|--|--|
| DIM | MIN         | NOM  | MAX  |  |  |
| Α   | 0.70        | 0.75 | 0.80 |  |  |
| A1  | 0.00        | ı    | 0.05 |  |  |
| А3  | 0.15        | 0.20 | 0.25 |  |  |
| b   | 0.27        | 0.32 | 0.37 |  |  |
| D   | 3.20        | 3.30 | 3.40 |  |  |
| D1  | 3.10        | 3.20 | 3.30 |  |  |
| D3  | 2.17        | 2.27 | 2.37 |  |  |
| Е   | 3.20        | 3.30 | 3.40 |  |  |
| E1  | 2.90        | 3.00 | 3.10 |  |  |
| E2  | 1.95        | 2.05 | 2.15 |  |  |
| E3  | 0.15        | 0.20 | 0.25 |  |  |
| E4  | 0.30        | 0.40 | 0.50 |  |  |
| E5  | 0.40 REF    |      |      |  |  |
| е   | 0.65 BSC    |      |      |  |  |
| L   | 0.30        | 0.40 | 0.50 |  |  |
| θ   | 0°          | -    | 12°  |  |  |





#### RECOMMENDED LAND PATTERN

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# ○ 0.10 C Α 2X В PIN1 □ 0.10 C IDENT

TOP VIEW





#### **GENERIC MARKING DIAGRAM\***

XXXX AYWW=

E4 (3X)

XXXX = Specific Device Code = Assembly Location = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

WDFN8 3.3x3.3, 0.65P

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13650G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

**PAGE 1 OF 1** 

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales