

# CY7C1021V

## Features

- 3.3V operation (3.0V-3.6V)
- High speed
  - —t<sub>AA</sub> = 10/12/15 ns
- CMOS for optimum speed/power
- Low Active Power (L version)
  - —576 mW (max.)
- Low CMOS Standby Power (L version) — 1.80 mW (max.)
- Automatic power-down when deselected
- · Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ
- Available in a 48-Ball Mini BGA package

### **Functional Description**

The CY7C1021V is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


# 64K x 16 Static RAM

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $(\underline{CE})$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified <u>on the</u> address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in <u>a</u> high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled ( $\overline{BHE}$ , BLE HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1021V is available in 400-mil-wide SOJ, standard 44-pin TSOP Type II, and in 48-ball mini BGA packages.



## **Selection Guide**


|                                   |            |   | 7C1021V-10 | 7C1021V-12 | 7C1021V-15 |
|-----------------------------------|------------|---|------------|------------|------------|
| Maximum Access Time (ns)          |            |   | 10         | 12         | 15         |
| Maximum Operating Current (mA)    | Commercial |   | 210        | 200        | 190        |
|                                   |            | L | 160        | 150        | 140        |
| Maximum CMOS Standby Current (mA) | Commercial |   | 5          | 5          | 5          |
|                                   |            | L | 0.500      | 0.500      | 0.500      |

Cypress Semiconductor Corporation • Document #: 38-05060 Rev. \*\*

3901 North First Street
 San Jose
 CA 95134
 408-943-2600
 Revised August 31, 2001



# Pin Configurations (continued)



# **Maximum Ratings**

| (Above which the useful life may be impaired. For user guide-lines, not tested.)   |
|--|
| Storage Temperature65°C to +150°C  |
| Ambient Temperature with<br>Power Applied55°C to +125°C  |
| Supply Voltage on $V_{CC}$ to Relative $GND^{[1]} \hdots -0.5V$ to +4.6V   |
| DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> 0.5V to $V_{CC}$ +0.5V DC Input Voltage <sup>[1]</sup> 0.5V to $V_{CC}$ +0.5V |

| Current into Outputs (LOW)                                 | 20 mA   |
|--|---------|
| Static Discharge Voltage<br>(per MIL-STD-883, Method 3015) | >2001V  |
| Latch-Up Current   | >200 mA |

# **Operating Range**

| Range      | Ambient Temperature <sup>[2]</sup> | V <sub>cc</sub> |
|------------|------------------------------------|-----------------|
| Commercial | 0°C to +70°C                       | 3.3V ± 10%      |
| Industrial | –40°C to +85°C                     | 3.3V ± 10%      |

#### Notes:

1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2.  $T_A$  is the "instant on" case temperature.



|                  |   |   | 7C10 | 21V-10                    | 7C102 | 21V-12                    | 7C1021V-15 |                           |      |  |
|------------------|---|---|------|---------------------------|-------|---------------------------|------------|---------------------------|------|--|
| Parameter        | Description                                       | Test Conditions   | Min. | Max.                      | Min.  | Max.                      | Min.       | Max.                      | Unit |  |
| V <sub>OH</sub>  | Output HIGH Voltage                               | $V_{CC} = Min.,$<br>$I_{OH} = -4.0 \text{ mA}$  | 2.4  |                           | 2.4   |                           | 2.4        |                           | V    |  |
| V <sub>OL</sub>  | Output LOW Voltage                                | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA  |      | 0.4                       |       | 0.4                       |            | 0.4                       | V    |  |
| V <sub>IH</sub>  | Input HIGH Voltage                                |   | 2.2  | V <sub>CC</sub> +<br>0.3V | 2.2   | V <sub>CC</sub> +<br>0.3V | 2.2        | V <sub>CC</sub> +<br>0.3V | V    |  |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[1]</sup>                  |   | -0.3 | 0.8                       | -0.3  | 0.8                       | -0.3       | 0.8                       | V    |  |
| I <sub>IX</sub>  | Input Load Current                                | $GND \leq V_I \leq V_{CC}$  | -1   | +1                        | -1    | +1                        | -1         | +1                        | μΑ   |  |
| I <sub>OZ</sub>  | Output Leakage<br>Current                         | $GND \le V_I \le V_{CC},$<br>Output Disabled  | -1   | +1                        | -1    | +1                        | -1         | +1                        | μA   |  |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating                         | V <sub>CC</sub> = Max.,   |      | 210                       |       | 200                       |            | 190                       | mA   |  |
|                  | Supply Current                                    | $I_{OUT} = 0 \text{ mA},$<br>$f = f_{MAX} = 1/t_{RC}$   |      | 160                       |       | 150                       |            | 140                       | mA   |  |
| I <sub>SB1</sub> | Automatic CE<br>Power-Down Current<br>—TTL Inputs | $\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$ |      | 40                        |       | 40                        |            | 40                        | mA   |  |
| I <sub>SB2</sub> | Automatic CE                                      | Max. V <sub>CC</sub> ,  |      | 5                         |       | 5                         |            | 5                         | mA   |  |
|                  | Power-Down Current<br>—CMOS Inputs                | $\begin{array}{c} CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \ V_{IN} \leq 0.3V, \ f = 0 \end{array} \right.$                         |      | 500                       |       | 500                       |            | 500                       | μA   |  |


# Capacitance<sup>[3]</sup>

| Parameter        | Description        | Test Conditions                | Max. | Unit |
|------------------|--------------------|--------------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 MHz$ | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance |                                | 8    | pF   |

Note:

3. Tested initially and after any design or process changes that may affect these parameters.

### **AC Test Loads and Waveforms**





### Switching Characteristics<sup>[4]</sup> Over the Operating Range

|                   |                                     | 7C10     | 21V-10 | 7C1021V-12 |      | 7C1021V-15 |      |      |
|-------------------|-------------------------------------|----------|--------|------------|------|------------|------|------|
| Parameter         | Description                         | Min.     | Max.   | Min.       | Max. | Min.       | Max. | Unit |
| READ CYCL         | E                                   | <u>_</u> | •      | •          |      | •          | •    | •    |
| t <sub>RC</sub>   | Read Cycle Time                     | 10       |        | 12         |      | 15         |      | ns   |
| t <sub>AA</sub>   | Address to Data Valid               |          | 10     |            | 12   |            | 15   | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change       | 3        |        | 3          |      | 3          |      | ns   |
| t <sub>ACE</sub>  | CE LOW to Data Valid                |          | 10     |            | 12   |            | 15   | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid                |          | 4      |            | 6    |            | 7    | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z                     | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[5, 6]</sup> |          | 5      |            | 6    |            | 7    | ns   |
| t <sub>LZCE</sub> | CE LOW to Low Z <sup>[6]</sup>      | 3        |        | 3          |      | 3          |      | ns   |
| t <sub>HZCE</sub> | CE HIGH to High Z <sup>[5, 6]</sup> |          | 5      |            | 6    |            | 7    | ns   |
| t <sub>PU</sub>   | CE LOW to Power-Up                  | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>PD</sub>   | CE HIGH to Power-Down               |          | 12     |            | 12   |            | 15   | ns   |
| t <sub>DBE</sub>  | Byte Enable to Data Valid           |          | 5      |            | 6    |            | 7    | ns   |
| t <sub>LZBE</sub> | Byte Enable to Low Z                | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>HZBE</sub> | Byte Disable to High Z              |          | 5      |            | 6    |            | 7    | ns   |
| WRITE CYCL        | E <sup>[7]</sup>                    |          | •      | •          | •    | •          | •    | •    |
| t <sub>WC</sub>   | Write Cycle Time                    | 10       |        | 12         |      | 15         |      | ns   |
| t <sub>SCE</sub>  | CE LOW to Write End                 | 8        |        | 9          |      | 10         |      | ns   |
| t <sub>AW</sub>   | Address Set-Up to Write End         | 7        |        | 8          |      | 10         |      | ns   |
| t <sub>HA</sub>   | Address Hold from Write End         | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>SA</sub>   | Address Set-Up to Write Start       | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>PWE</sub>  | WE Pulse Width                      | 8        |        | 8          |      | 10         |      | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End            | 6        |        | 6          |      | 8          |      | ns   |
| t <sub>HD</sub>   | Data Hold from Write End            | 0        |        | 0          |      | 0          |      | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[6]</sup>     | 3        |        | 3          |      | 3          |      | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[5, 6]</sup>  |          | 5      |            | 6    |            | 7    | ns   |
| t <sub>BW</sub>   | Byte Enable to End of Write         | 8        |        | 8          |      | 9          |      | ns   |

Data Retention Characteristics Over the Operating Range (L version only)

| Parameter                       | Description                        |             | Conditions <sup>[10]</sup>   | Min.            | Max. | Unit |
|---------------------------------|------------------------------------|-------------|--|-----------------|------|------|
| V <sub>DR</sub>                 | V <sub>CC</sub> for Data Retention |             |  | 2.0             |      | V    |
| I <sub>CCDR</sub>               | Data Retention Current             | Com'l       | $\label{eq:V_CC} \begin{split} & \frac{V_{CC}}{CE} = V_{DR} = 2.0V, \\ & \overline{CE} \ge V_{CC} - 0.3V, \\ & V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V \end{split}$ |                 | 100  | μΑ   |
| t <sub>CDR</sub> <sup>[8]</sup> | Chip Deselect to Data Ret          | ention Time |  | 0               |      | ns   |
| t <sub>R</sub> <sup>[9]</sup>   | Operation Recovery Time            |             |  | t <sub>RC</sub> |      | ns   |


Notes:

I<sub>OL</sub>/I<sub>OH</sub> and 30-PF load capacitance.
t<sub>HZOE</sub>, t<sub>HZEE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZWE</sub> for any given device.
The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
Tested initially and after any design or process changes that may affect these parameters.
t<sub>r</sub> ≤ 3 ns for the -12 and -15 speeds. t<sub>r</sub> ≤ 5 ns for the -20 and slower speeds.
No input may exceed V<sub>CC</sub> + 0.5V.


<sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.




### **Data Retention Waveform**



## **Switching Waveforms**



# Read Cycle No. 2 (OE Controlled)<sup>[12, 13]</sup>




#### Notes:

- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE} = V_{IL}$ . 12.  $\overline{WE}$  is HIGH for read cycle. 13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{CE}$ Controlled)<sup>[14, 15]</sup>



# Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)





## **Truth Table**

| CE | OE | WE | BLE | BHE | I/O <sub>1</sub> –I/O <sub>8</sub> | I/O <sub>9</sub> –I/O <sub>16</sub> | Mode                       | Power                      |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н  | Х  | Х  | Х   | Х   | High Z                             | High Z                              | Power-Down                 | Standby (I <sub>SB</sub> ) |
| L  | L  | Н  | L   | L   | Data Out                           | Data Out                            | Read - All bits            | Active (I <sub>CC</sub> )  |
|    |    |    | L   | Н   | Data Out                           | High Z                              | Read - Lower bits only     | Active (I <sub>CC</sub> )  |
|    |    |    | Н   | L   | High Z                             | Data Out                            | Read - Upper bits only     | Active (I <sub>CC</sub> )  |
| L  | Х  | L  | L   | L   | Data In                            | Data In                             | Write - All bits           | Active (I <sub>CC</sub> )  |
|    |    |    | L   | Н   | Data In                            | High Z                              | Write - Lower bits only    | Active (I <sub>CC</sub> )  |
|    |    |    | Н   | L   | High Z                             | Data In                             | Write - Upper bits only    | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | Х   | Х   | High Z                             | High Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |
| L  | Х  | Х  | Н   | Н   | High Z                             | High Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |




# **Ordering Information**


| Speed (ns) | Ordering Code      | Package<br>Name | Package Type                                     | Operating<br>Range |
|------------|--------------------|-----------------|--|--------------------|
| 10         | CY7C1021V33-10BAC  | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | Commercial         |
|            | CY7C1021V33-10VC   | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
|            | CY7C1021V33L-10VC  | V34             | 44-Lead (400-Mil) Molded SOJ                     | ]                  |
|            | CY7C1021V33-10ZC   | Z44             | 44-Lead TSOP Type II                             |                    |
|            | CY7C1021V33L-10ZC  | Z44             | 44-Lead TSOP Type II                             |                    |
| 12         | CY7C1021V33-12BAC  | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | Commercial         |
|            | CY7C1021V33-12VC   | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
|            | CY7C1021V33L-12VC  | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
|            | CY7C1021V33-12ZC   | Z44             | 44-Lead TSOP Type II                             |                    |
|            | CY7C1021V33L-12ZC  | Z44             | 44-Lead TSOP Type II                             |                    |
|            | CY7C1021V33-12BAI  | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | Industrial         |
|            | CY7C1021V33-12VI   | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
| 15         | CY7C1021V33-15BAC  | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | Commercial         |
|            | CY7C1021V33L-15BAC | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) |                    |
|            | CY7C1021V33-15VC   | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
|            | CY7C1021V33L-15VC  | V34             | 44-Lead (400-Mil) Molded SOJ                     |                    |
|            | CY7C1021V33-15ZC   | Z44             | 44-Lead TSOP Type II                             |                    |
|            | CY7C1021V33L-15VC  | Z44             | 44-Lead TSOP Type II                             |                    |
|            | CY7C1021V33-15BAI  | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | Industrial         |
|            | CY7C1021V33L-15BAI | BA48            | 48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm) | ]                  |
|            | CY7C1021V33-15VI   | V34             | 44-Lead (400-Mil) Molded SOJ                     | ]                  |
|            | CY7C1021V33L-15ZI  | Z44             | 44-Lead TSOP Type II                             | ]                  |



## Package Diagrams




### 48-Ball (7.00 mm x 7.00 mm) FBGA BA48





## Package Diagrams (continued)



#### Document #: 38-05060 Rev. \*\*

#### Page 10 of 11

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



| Document Title: CY7C1021V 64K x 16 Static RAM<br>Document Number: 38-05060 |        |                       |     |   |  |  |
|--|--------|-----------------------|-----|---|--|--|
| REV. ECN NO. Issue Orig. of Change Description of Change                   |        | Description of Change |     |   |  |  |
| **   | 107251 | 09/10/01              | SZV | Change from Spec number: 38-00544 to 38-05060 |  |  |