

Multiple Input Switch Monitor LSI for Automotive

BD3381EKV-C

General Description

BD3381EKV-C is a 33-channel Multiple Input Switch Monitor IC that detects the opening and closing of mechanical switches. Once it senses a change in the status of a switch, it sends an interrupt signal to the MCU via a serial peripheral interface (SPI).

The 33 switch inputs have two types of power supply, VPUB and VPUA. The VPUB and the VPUA power supplies can either be from a battery or from another power supply system. VPUB is the supply for the INB inputs while VPUA is for the INZ and INA inputs.

BD3381EKV-C has two modes of operation, Normal and Sleep. In both modes, the internal registers can be set to make the device perform either intermittent or continuous monitoring of the switches.

In intermittent monitoring, the switch status is monitored at regular time intervals, allowing the IC to operate with low power consumption. Also, operation with reduced noise can be achieved by enabling uniform sequential monitoring of all switches or sequential monitoring by power supply system.

Application

Engine Control Module

Key Specifications

- Low-voltage Operating Range:
- Fully Operational Voltage Range:
 - Input Voltage on Switch Pin: -14 V to +40 V
- Selectable Wetting Current (Min):
 - 1 mA, 3 mA, 5 mA, 10 mA, 15 mA

3.9 V to 6.0 V

6 V to 28 V


Typical Application Circuit

Features

- AEC-Q100 Qualified (Note 1)
- Uses 3.3 V/5.0 V SPI Protocol in Communicating with the MCU
- Serial Communication Error Checking through 8-bit CRC
- Thermal Shutdown Protection (TSD)
- Power on Reset (POR)
- Selectable Source/Sink Current Levels through Register Settings
- Wetting Current Timer Capability
- 12 Source or Sink Input Pins (VPUA)
- 21 Source Input Pins
- Separable Power Supply VPUA: 22-channel (INA&INZ), VPUB: 11-channel (INB)
- Interrupt Notification upon Switch Status Change
- 1 Time to 10 Times Matched LPF that Eliminates Input Pin Noise
- Low Current Consumption (Intermittent Monitoring)
- Status Display of Selected Pin at DOUT Pin (Note 1) Grade 1

Package

HTQFP64BV (64 pin QFP) **W(Typ) x D(Typ) x H(Max)** 12.00 mm x 12.00 mm x 1.00 mm







Figure 1. Typical Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

Pin Configuration



Pin Description

| Pin No. Pin Name Function Description Equivalen Circuit Diagram Circuit Diagram 1 VDDI Input Power supply pin for CSB, SI, SCLK, SO, INTB and DOUT 2 VDDI Input Power supply pin for CSB, SI, SCLK, SO, INTB and DOUT 3 INTB Output Open-drain internal pull-down resistor) C 4 SO Output SPI data output pin to the MCU G 5 SI Input SPI data output pin to the MCU G 6 SCLK Input SPI control data input pin from the MCU MA 7 CSB Input SPI control chip select input pin from the MCU B 8 GND Ground Ground pin 9 GND Ground pin 10 DOUT Output SV power supply output pin for the maing system and INB switches 11 TEST Input Test mode control pin ^{Mow 3} 10 DOUT Output Power supply put pin for the maing system and INB switches <th></th> <th></th> <th></th> <th>Table 1. Pin Description (1/2)</th> <th></th> | | | | Table 1. Pin Description (1/2) | |
|---|----|-------|----------|---|---------|
| 2 VDDI Input Power supply pin for CSB, SI, SCLK, SO, INTB and DOUT 3 INTB Output Open-drain internal pull-down resistor) C 4 SO Output SPI control data input pin to the MCU G 5 SI Input SPI control clock input pin from the MCU A 6 SCLK Input SPI control clock input pin from the MCU A 7 CSB Input SPI control clock input pin from the MCU B 8 GND Ground Ground pin 9 GND Ground in from the MCU B 10 DOUT Output General purpose output for digital functions 12 VDDL Input Test mode control pin ^{Mow 3} (with an internal pull-down resistor) I 14 N.C. - No Connection ^{Mow 3} (with an internal supli-down resistor) 14 N.C. - No Connection ^{Mow 3} (with an internal supli-down resistor) 15 VPUB Input Power supp | | | Function | Description | Diagram |
| 2 VDDI Input Power supply pin for CSB, SI, SCLK, SO, INTB and DOUT 3 INTB Output Open-drain internal pull-down resistor) C 4 SO Output SPI control data input pin to the MCU G 5 SI Input SPI control clock input pin form the MCU A 6 SCLK Input SPI control clock input pin form the MCU A 7 CSB Input SPI control clock input pin form the MCU B 8 GND Ground Ground pin 9 GND Ground in 11 TEST Input Test mode control pin ^{MMM PM} (With internal pull-down resistor) I 12 VDDL Input Power supply input pin for the analog and logic block ^{MOR PI} 13 REF5 Output S V power supply output pin for the main system and INB switches 14 N.C. - No Connection ^{MMM PI} 14 N.C. - No Connection ^{MMM PI} | 1 | VDDI | Input | Power supply pin for CSB, SI, SCLK, SO, INTB and DOUT | |
| 3 INTB Output (with an internal pull-down resistor) C 4 SO Output SPI control data input pin to the MCU G 5 SI Input SPI control data input pin from the MCU A 6 SCLK Input SPI control clock input pin from the MCU A 7 CSB Input SPI control clock input pin from the MCU A 8 GND Ground Ground pin 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Power supply output pin for the analog and locic block/ ^{Mode 4} 12 VDDL Input Power supply output pin for the main system and INB switches 14 N.C. - No Connection/ ^{Mode 5} 14 N.C. - No Connection/ ^{Mode 5} 15 VPUB Input Power supply input pin for the main system and INB switches | 2 | VDDI | | | |
| 4 SO Output SPI data output pin to the MCU G 5 SI Input SPI control data input pin from the MCU (with an internal pull-down resistor) A 6 SCLK Input SPI control clock input pin from the MCU (with an internal pull-down resistor) A 7 CSB Input SPI control clock input pin from the MCU (with internal pull-up current source) B 8 GND Ground Ground pin 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin Mote 3 ^{(With} an internal pull-down resistor) I 12 VDDL Input Power supply output pin for the analog and logic block (Mote 4) 13 REF5 Output Power supply input pin for the main system and INB switches 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Switch input 5 ^{(With an internal pull-up current source) E 18 N.C. - No Connection Mote 5^{(With an internal pull-up current source) E 20 INB1 Input Switch input pin 1 under V}} | 3 | INTB | Output | | С |
| o S1 Input (with an internal pull-down resistor) A 6 SCLK Input SPI control clock input pin from the MCU (with an internal pull-down resistor) A 7 CSB Input SPI control clock input pin from the MCU (with an internal pull-down resistor) B 8 GND Ground Ground pin 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin for the analog and logic block ^{Note 4)} 12 VDD Input Power supply junt pin for the main system and INB switches 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection/ ^{Note 3} 18 N.C. - No Connection/ ^{Note 3} 19 INB0 Input Switch input pin 1 under VPUB power supply system E 21 INB1< | 4 | SO | Output | | G |
| b SLLK Imput (with an internal pull-down resistor) A 7 CSB Input SPI control chip select input pin from the MCU (with internal pull-up current source) B 8 GND Ground Ground pin 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin ^(Mote 3) (With an internal pull-down resistor) I 12 VDDL Input Power supply output pin for the analog and logic block ^(Note 4) 13 REF5 Output 5 V power supply input pin for the main system and INB switches 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection ^(Mote 5) 18 N.C. - No Connection ^(Mote 5) | 5 | SI | Input | | А |
| Imput (with internal pull-up current source) B 8 GND Ground Ground pin 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin/Mei 3! (with an internal pull-down resistor) I 12 VDDL Input Power supply input pin for internal use/More 4! 13 REF5 Output 5 V power supply input pin for the main system and INB switches 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection/More 5! 18 N.C. - No Connection/More 5! 19 INB0 Input Switch input pin 1 under VPUB power supply system E 20 INB1 Input Switch input pin 2 under VPUB power supply system E 21 INB2 Input Switc | 6 | SCLK | Input | (with an internal pull-down resistor) | А |
| 9 GND Ground Ground pin 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin/Note 3 ¹ (with an internal pull-down resistor) I 12 VDDL Input Power supply input pin for the analog and logic block (Note 4) 13 REF5 Output 5 V power supply output pin for the main system and INB switches 14 N.C. - No Connection (Note 5) 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection (Note 5) 18 N.C. - No Connection (Note 5) 19 INB0 Input Switch input pin 1 under VPUB power supply system E 20 INB1 Input Switch input pin 3 under VPUB power supply system E 21 INB2 Input Switch input pin 4 under VPUB power supply system E | 7 | CSB | Input | (with internal pull-up current source) | В |
| 10 DOUT Output General purpose output for digital functions F 11 TEST Input Test mode control pin/Mole 3/ (with an internal pull-down resistor) I 12 VDDL Input Power supply output pin for the analog and logic block/Mole 4/ 13 REF5 Output 5 V power supply output pin for internal use/Mole 4/ 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection/Mole 5/ 18 N.C. - No Connection/Mole 5/ 19 INB0 Input Switch input pin 0 under VPUB power supply system E 20 INB1 Input Switch input pin 1 under VPUB power supply system E 21 INB2 Input Switch input pin 3 under VPUB power supply system E 22 INB3 Input Switch input pin 3 under VPUB power supply system E 23 INB4 Input Switch input pin 3 under VPUB power supply system E 24 INB5 Input Switch input pin 5 under VPUB power supply system E | | | Ground | Ground pin | |
| 11 TEST Input Test mode control pin/Mole 3/ (with an internal pull-down resistor) I 12 VDDL Input Power supply input pin for the analog and logic block/ ^{Note 4/} 13 REF5 Output 5 V power supply output pin for internal use/ ^{Note 4/} H 14 N.C. - No Connection (Note 5) 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection (Note 5) 18 N.C. - No Connection (Note 5) 19 INB0 Input Switch input pin 1 under VPUB power supply system E 20 INB1 Input Switch input pin 2 under VPUB power supply system E 21 INB2 Input Switch input pin 3 under VPUB power supply system E 21 INB3 Input Switch input pin 4 under VPUB power supply system E 23 INB4 Input Switch input pin 5 under VPUB power supply system | | | Ground | Ground pin | |
| 12 VDDL Input Power supply input pin for the analog and logic block ^(Note 4) 13 REF5 Output 5 V power supply output pin for internal use ^(Note 4) H 14 N.C. - No Connection ^(Note 5) 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection ^(Note 5) 18 N.C. - No Connection ^(Note 5) 19 INB0 Input Switch input pin 1 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply system (with an internal pull | | | | | F |
| 13 REF5 Output 5 V power supply output pin for internal use/Note 4) H 14 N.C. - No Connection/Note 5) 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection/Note 5) 18 N.C. - No Connection/Note 5) 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 1 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 22 INB3 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply syste | | | | Test mode control pin ^(Note 3) (with an internal pull-down resistor) | Ι |
| 14 N.C. - No Connection (Note 5) 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection (Note 5) 18 N.C. - No Connection (Note 5) 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 25 INB6 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 26 INB7 Input Switch | | | | Power supply input pin for the analog and logic block ^(Note 4) | |
| 15 VPUB Input Power supply input pin for the main system and INB switches 16 VPUB Input Power supply input pin for the main system and INB switches 17 N.C. - No Connection ^(Note 5) 18 N.C. - No Connection ^(Note 5) 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 22 INB3 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 24 INB4 Input Switch input pin 6 under VPUB power supply system (with an internal pull-up current source) E | | | Output | | |
| 16 VPUB Input Power supply input pin for the main system and INB switches | | | | | |
| 17 N.C. - No Connection/Note 5) 18 N.C. - No Connection/Note 5) 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 1 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 22 INB3 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 25 INB6 Input Switch input pin 6 under VPUB power supply system (with an internal pull-up current source) E 26 INB7 Input Switch input pin 6 under VPUB power supply system (with an internal pull-up current source) E 27 INB8 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up curren | | | | | |
| 18 N.C. - No Connection ^(Note 5) 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 1 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 22 INB3 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 4 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 25 INB6 Input Switch input pin 6 under VPUB power supply system (with an internal pull-up current source) E 26 INB7 Input Switch input pin 7 under VPUB power supply system (with an internal pull-up current source) E 27 INB8 Input Switch input pin 8 under VPUB power supply system (with an internal pull-up current source) E 28 INB9 Input Switch | | | Input | | |
| 19 INB0 Input Switch input pin 0 under VPUB power supply system (with an internal pull-up current source) E 20 INB1 Input Switch input pin 1 under VPUB power supply system (with an internal pull-up current source) E 21 INB2 Input Switch input pin 2 under VPUB power supply system (with an internal pull-up current source) E 22 INB3 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 23 INB4 Input Switch input pin 3 under VPUB power supply system (with an internal pull-up current source) E 24 INB5 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 25 INB6 Input Switch input pin 5 under VPUB power supply system (with an internal pull-up current source) E 26 INB7 Input Switch input pin 7 under VPUB power supply system (with an internal pull-up current source) E 27 INB8 Input Switch input pin 7 under VPUB power supply system (with an internal pull-up current source) E 28 INB9 Input Switch input pin 9 under VPUB power supply system (with an internal pull-up current source) E | | | | | |
| 19INB0Input(with an internal pull-up current source)E20INB1InputSwitch input pin 1 under VPUB power supply system (with an internal pull-up current source)E21INB2InputSwitch input pin 2 under VPUB power supply system (with an internal pull-up current source)E22INB3InputSwitch input pin 3 under VPUB power supply system (with an internal pull-up current source)E23INB4InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection/Note 5/31GNDGroundGround pin | 18 | N.C. | - | | |
| 20INB1Input(with an internal pull-up current source)ImputE21INB2InputSwitch input pin 2 under VPUB power supply system (with an internal pull-up current source)E22INB3InputSwitch input pin 3 under VPUB power supply system (with an internal pull-up current source)E23INB4InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 19 | INB0 | Input | | E |
| 21INB2InputSwitch input pin 2 under VPUB power supply system (with an internal pull-up current source)E22INB3InputSwitch input pin 3 under VPUB power supply system (with an internal pull-up current source)E23INB4InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E24INB6InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 20 | INB1 | Input | | E |
| 22INB3InputSwitch input pin 3 under VPUB power supply system (with an internal pull-up current source)E23INB4InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 21 | INB2 | Input | Switch input pin 2 under VPUB power supply system | E |
| 23INB4InputSwitch input pin 4 under VPUB power supply system (with an internal pull-up current source)E24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 22 | INB3 | Input | Switch input pin 3 under VPUB power supply system | E |
| 24INB5InputSwitch input pin 5 under VPUB power supply system (with an internal pull-up current source)E25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 23 | INB4 | Input | Switch input pin 4 under VPUB power supply system | E |
| 25INB6InputSwitch input pin 6 under VPUB power supply system (with an internal pull-up current source)E26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 24 | INB5 | Input | Switch input pin 5 under VPUB power supply system | E |
| 26INB7InputSwitch input pin 7 under VPUB power supply system (with an internal pull-up current source)E27INB8InputSwitch input pin 8 under VPUB power supply system (with an internal pull-up current source)E28INB9InputSwitch input pin 9 under VPUB power supply system (with an internal pull-up current source)E29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection(Note 5)31GNDGroundGround pin | 25 | INB6 | Input | Switch input pin 6 under VPUB power supply system | E |
| 27 INB8 Input Switch input pin 8 under VPUB power supply system (with an internal pull-up current source) E 28 INB9 Input Switch input pin 9 under VPUB power supply system (with an internal pull-up current source) E 29 INB10 Input Switch input pin 10 under VPUB power supply system (with an internal pull-up current source) E 30 N.C. - No Connection ^(Note 5) 31 GND Ground Ground pin | 26 | INB7 | Input | Switch input pin 7 under VPUB power supply system | E |
| 28 INB9 Input Switch input pin 9 under VPUB power supply system (with an internal pull-up current source) E 29 INB10 Input Switch input pin 10 under VPUB power supply system (with an internal pull-up current source) E 30 N.C. - No Connection ^(Note 5) 31 GND Ground Ground pin | 27 | INB8 | Input | Switch input pin 8 under VPUB power supply system | E |
| 29INB10InputSwitch input pin 10 under VPUB power supply system (with an internal pull-up current source)E30N.CNo Connection ^(Note 5) 31GNDGroundGround pin | 28 | INB9 | Input | Switch input pin 9 under VPUB power supply system | E |
| 30 N.C. - No Connection ^(Note 5) 31 GND Ground Ground pin | 29 | INB10 | Input | Switch input pin 10 under VPUB power supply system | E |
| 31 GND Ground Ground pin | 30 | N.C. | - | | |
| | | | Ground | | |
| | 32 | GND | Ground | Ground pin | |

(*Note 2*) Ref. Page 72 and Page 73 I/O Equivalence Circuit. (*Note 3*) Short TEST pin to ground when mounted.

(*Note 4*) Short REF5 pin to VDDL pin, and connect a 4.7 μ F (Min) capacitor between it and ground. Do not use it as voltage source to another IC. (*Note 5*) Keep N.C. pins electrically opened.

Pin Description - continued

Table 2. Pin Description (2/2)

| Pin No. | Pin Name | Function | Description | I/O Equivalence Circuit Diagram (Note 2) |
|------------|-------------|-------------|---|--|
| 33 | N.C. | - | No Connection ^(Note 5) | |
| 34 | N.C. | - | No Connection ^(Note 5) | |
| 35 | INA0 | Input | Switch input pin 0 under VPUA power supply system (with an internal pull-up current source) | E |
| 36 | INA1 | Input | Switch input pin 1 under VPUA power supply system (with an internal pull-up current source) | E |
| 37 | INA2 | Input | Switch input pin 2 under VPUA power supply system (with an internal pull-up current source) | E |
| 38 | INA3 | Input | Switch input pin 3 under VPUA power supply system (with an internal pull-up current source) | E |
| 39 | INA4 | Input | Switch input pin 4 under VPUA power supply system (with an internal pull-up current source) | E |
| 40 | INA5 | Input | Switch input pin 5 under VPUA power supply system (with an internal pull-up current source) | E |
| 41 | INA6 | Input | Switch input pin 6 under VPUA power supply system (with an internal pull-up current source) | E |
| 42 | INA7 | Input | Switch input pin 7 under VPUA power supply system (with an internal pull-up current source) | E |
| 43 | INA8 | Input | Switch input pin 8 under VPUA power supply system (with an internal pull-up current source) | E |
| 44 | INA9 | Input | Switch input pin 9 under VPUA power supply system (with an internal pull-up current source) | E |
| 45 | VPUA | Input | Power supply input pin for INA and INZ switches | |
| 46 | VPUA | Input | Power supply input pin for INA and INZ switches | |
| 47 | N.C. | - | No Connection ^(Note 5) | |
| 48 | GND | Ground | Ground pin | |
| 49 | N.C. | - | No Connection ^(Note 5) | |
| 50 | N.C. | - | No Connection ^(Note 5) | |
| 51 | N.C. | - | No Connection ^(Note 5) | |
| 52 | INZ0 | Input | Switch input pin 0 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 53 | INZ1 | Input | Switch input pin 1 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 54 | INZ2 | Input | Switch input pin 2under VPUA power supply system (with an internal pull-up/down current source) | D |
| 55 | INZ3 | Input | Switch input pin 3 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 56 | INZ4 | Input | Switch input pin 4 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 57 | INZ5 | Input | Switch input pin 5 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 58 | INZ6 | Input | Switch input pin 6 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 59 | INZ7 | Input | Switch input pin 7 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 60 | INZ8 | Input | Switch input pin 8 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 61 | INZ9 | Input | Switch input pin 9 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 62 | INZ10 | Input | Switch input pin 10 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 63 | INZ11 | Input | Switch input pin 11 under VPUA power supply system (with an internal pull-up/down current source) | D |
| 64 | N.C. | - | No Connection ^(Note 5) | |
| - | EXP-PAD | Exposed PAD | Short EXP-PAD on the product to ground. | |

(*Note 2*) Ref. Page 72 and Page 73 I/O Equivalence Circuit. (*Note 5*) Keep N.C. pins electrically opened.

Block Diagram VPUA VPUA VPUA VPUB AVDD AVDD 1 mA/3 mA/5 mA/ 10 mA/15 mA(Min) Internal VREF5 Oscillator Supply AVDD INZ0 to AVDD INZ11 REF5 To Logic 3 V/4 V VDDL Comparator ₹ LVDD AVDD Thermal Power On 1 mA/3 mA/5 mA/ Reset Shutdown 10 mA/15 mA(Min) - VDDI x12 LVDD Logic Block VDDI VPUA VPUA DOUT DOUT Control AVDD 1 mA/3 mA/5 mA/ VDDI 10 mA/15 mA(Min) ₹ AVDD INA0 🗍 ІМТВ **INTB** Control to AVDD INA9 ŀ€ To Logic 3 V/4 V Comparator ≷ Input x10 **Digital Filter** VDDI 40 μA(Typ) V<u>PU</u>B Interval VPUB Timer CSB AVDD SCLK 1 mA/3 mA/5 mA/ SI 10 mA/15 mA(Min) Serial Interface ≷ ≷ AVDD and VDDI INB0 Registers to AVDD INB10 🗋 so To Logic 3 V/4 ν TEST Comparator <u>×</u> Ş x11 GND ſЪ

Figure 3. Block Diagram

Absolute Maximum Ratings

| Parameter | Symbol | Ratings | Unit | |
|------------------------------|---|--------------|------|--|
| | V _{VPUA} , V _{VPUB} -0.3 to +40.0 | | V | |
| Supply Voltage | V _{VDDI} , V _{VDDL} | -0.3 to +7.0 | | |
| | V _{INX} ^(Note 6) | -14 to +40 | V | |
| Input Voltage | $V_{CSB}, V_{SCLK}, V_{SI}, V_{TEST}$ | -0.3 to +7.0 | v | |
| Output Voltage | V_{DOUT} , V_{INTB} , V_{REF5} , V_{SO} | -0.3 to +7.0 | V | |
| Maximum Junction Temperature | Tjmax | 150 | °C | |
| Storage Temperature | Tstg | -55 to +150 | °C | |

.....

- ··

~ *

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuity. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 6) INx = INB0 to INB10, INA0 to INA9, INZ0 to INZ11

Thermal Resistance^(Note 7)

Table 4. Thermal Resistance

| Parameter | | Thermal Res | Unit | |
|---|--------------------|------------------------|---------------------------|------|
| Farameter | Symbol | 1s ^(Note 9) | 2s2p ^(Note 10) | Unit |
| HTQFP64BV | | | | |
| Junction to Ambient | θ_{JA} | 64.5 | 16.1 | °C/W |
| Junction to Top Characterization Parameter (Note 8) | Ψ_{JT} | 3 | 2 | °C/W |

(Note 7) Based on JESD51-2A(Still-Air)

(Note 8) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 9) Using a PCB board based on JESD51-3 (Table 5).

(Note 10) Using a PCB board based on JESD51-5, 7 (Table 6).

| Ta | | |
|--------------------------------------|----------|-------------------------------|
| Layer Number of Measurement Board | Material | Board Size |
| Single | FR-4 | 114.3 mm x 76.2 mm x 1.57 mmt |
| Тор | | |
| Copper Pattern | Thicknes | s |
| Footprints and Traces | 70 µm | |

| Table 6. 2s2p | | | | | | | |
|--------------------------|------------------------------|---|---|---|--|--|--|
| Material | Board Size | | Thermal Via ^(Note 11) | | | | |
| | | | Pitch | | Diameter | | |
| FR-4 | 114.3 mm x 76.2 mm x 1.6 mmt | | 1.20 mm | | 0.30 mm | | |
| | 2 Internal Laye | Botto | m | | | | |
| Copper Pattern Thickness | | Thickness | Copper Pattern | | Thickness | | |
| 70 µm | 74.2 mm x 74.2 mm | 35 µm | 74.2 mm x 74.2 m | ım | 70 µm | | |
| | FR-4 Thickness | MaterialBoard SizeFR-4114.3 mm x 76.2 mm2Internal LayeThicknessCopper Pattern | MaterialBoard SizeFR-4114.3 mm x 76.2 mm x 1.6 mmt2 Internal LayersThicknessCopper PatternThickness | Material Board Size Thermal V FR-4 114.3 mm x 76.2 mm x 1.6 mmt 1.20 mm 2 Internal Layers Botto Thickness Copper Pattern Thickness Copper Pattern | Material Board Size Thermal Via ^{(Not} FR-4 114.3 mm x 76.2 mm x 1.6 mmt 1.20 mm Φ 2 Internal Layers Bottom Thickness Copper Pattern Thickness Copper Pattern | | |

(Note 11) This thermal via connects with the copper pattern of all layers.

Recommended Operating Conditions

Table 7. Recommended Operating Conditions

| Parameter | Symbol | Rati | Ratings | | |
|---|-------------------|------|---------|------|--|
| Farameter | Symbol | Min | Max | Unit | |
| Operating Temperature | Topr | -40 | +125 | °C | |
| VPUA/VPUB Supply Voltage | V _{VPUX} | 6.0 | 28.0 | V | |
| VDDI Supply Voltage | V _{VDDI} | 3.1 | 5.25 | V | |
| Capacitance for REF5 ^(Note 12) | C _{REF} | 4.7 | - | μF | |

(Note 12) Recommend a ceramic capacitance. Consider variation, temperature characteristics, DC bias characteristics and change over time of capacitance in order not to become lower than minimum rating.

Electrical Characteristics

Spec conditions: 6.0 V≤VPUA/VPUB≤28 V, 3.1 V≤VDDI≤5.25 V, -40 °C≤Topr≤+125 °C VPUA/VPUB/INZ/INA/INB pin: resistors and capacitors are not connected

REF5 pin: 4.7 µF

Unless otherwise specified, the typical condition is VPUA/VPUB=13 V, VDDI=5.00 V, Topr=25 °C.

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|------------------------|------|---|------|------|
| | Gymbol | | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | max | Onit |
| VPUA/VPUB Supply Voltage | | | | | |
| Low-voltage Operating Range ^(Note 13) Fully Operational Voltage Range | V _{VPUX(QFL)} | 3.9 | - | 6.0 | V |
| High-voltage Operating Range ^(Note 14) | V _{VPUX(FO)} | 6.0 | - | 28.0 | v |
| High-voltage Operating Range | V _{VPUX(QFH)} | 28.0 | - | 40.0 | |
| POR(Power on Reset) Activation Voltage ^(Note 15) | V _{POR(LOW)} | 3.9 | 4.2 | 4.5 | V |
| POR(Power on Reset) Deactivation Voltage ^(Note 15) | V _{POR(HIGH)} | 4.0 | 4.3 | 4.6 | V |
| VPUA/VPUB Operating Current Continuous Monitoring Current source is disabled, "Hi-Z" Status | IVPUX(OFF) | - | - | 720 | μA |
| VPUA/VPUB Average Operating Current Intermittent Monitoring Monitoring Period=50 ms, Strobe Time=125 μs Source/Sink Current Setting=1 mA | IVPUX(SS) | - | 80 | 110 | μΑ |
| VDDI Operating Current INTB="H", CSB="H" | I _{VDDI} | - | 5 | 10 | μA |
| REF5 Output Voltage | V _{REF5} | 4.75 | 5.00 | 5.25 | V |

Table 8. Electrical Characteristics

(Note 13) Electrical characteristics are not guaranteed though functions are operating. POR is active between 3.9 V and 4.5 V.

(Note 14) Electrical characteristics are not guaranteed though functions are operating.

(Note 15) The POR circuit monitors the REF5 voltage.

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|------------------------------|-------------|--------------|--------------|------|
| Source Current 1 (internal pull-up current source) 0 V external supply, VPUA/VPUB system (1 mA setting) | I _{SOURCE1} | 1.0 | 1.4 | 1.8 | mA |
| Sink Current 1 (internal pull-down current source) 8 V external supply, VPUA system (1 mA setting) | I _{SINK1} | 1.0 | 1.4 | 1.8 | mA |
| Source Current 2 (internal pull-up current source) 0 V external supply, VPUA/VPUB system (3 mA setting) | I _{SOURCE3} | 3.0 | 4.2 | 5.4 | mA |
| Sink Current 2 (internal pull-down current source) 8 V external supply, VPUA system (3 mA setting) | I _{SINK3} | 3.0 | 4.2 | 5.4 | mA |
| Source Current 3 (internal pull-up current source) 0 V external supply, VPUA/VPUB system (5 mA setting) | I _{SOURCE5} | 5.0 | 7.0 | 9.0 | mA |
| Sink Current 3 (internal pull-down current source) 8 V external supply, VPUA system (5 mA setting) | I _{SINK5} | 5.0 | 7.0 | 9.0 | mA |
| Source Current 4 (internal pull-up current source) 0 V external supply, VPUA/VPUB system (10 mA setting) VPUA/VPUB=6.0 V to 8.0 V VPUA/VPUB=8.0 V to 28.0 V | ISOURCE10 | 5.0 10.0 | 14.0 14.0 | 18.0 18.0 | mA |
| Sink Current 4 (internal pull-down current source) 8 V external supply, VPUA system (10 mA setting) | I _{SINK10} | 10.0 | 14.0 | 18.0 | mA |
| Source Current 5 (internal pull-up current source) 0 V external supply, VPUA/VPUB system (15 mA setting) VPUA/VPUB=6.0 V to 8.0 V VPUA/VPUB=8.0 V to 28.0 V | ISOURCE15 | 5.0 15.0 | 21.0 21.0 | 27.0 27.0 | mA |
| Sink Current 5 (internal pull-down current source) 8 V external supply, VPUA system (15 mA setting) | I _{SINK15} | 15.0 | 21.0 | 27.0 | mA |
| Low to High Switch Detection Threshold Voltage (3.0 V setting) | V _{TH3(HIGH)} | 2.7 | 3.0 | 3.3 | V |
| High to Low Switch Detection Threshold Voltage (3.0 V setting) | V _{TH3(LOW)} | 2.6 | 2.9 | 3.2 | V |
| Low to High Switch Detection Threshold Voltage (4.0 V setting) VPUA/VPUB= 7.0 V to 28.0 V ^(Note 16) | V _{TH4(HIGH)} | 3.7 | 4.0 | 4.3 | V |
| High to Low Switch Detection Threshold Voltage (4.0 V setting) VPUA/VPUB=7.0 V to 28.0 V ^(Note 16) | $V_{\text{TH4}(\text{LOW})}$ | 3.6 | 3.9 | 4.2 | V |

(Note 16) Electrical characteristics are not guaranteed between 6.0 V≤V_{VPUX}<7.0 V.

Table 10. Electrical Characteristics (Static Electrical Characteristics)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|--|------------------------|-----|-------------------|------|
| Serial Interface Threshold Voltage ^(Note 17) | VINLOGIC | 0.8 | - | 2.2 | V |
| CSB Input Current CSB=VDDI | I _{CSB(HIGH)} | -10 | - | +10 | μA |
| CSB Pull-up Current CSB=0 V | I _{CSB(LOW)} | 30 | 40 | 85 | μΑ |
| SI, SCLK Pull-down Resistor | R _{SI} , R _{SCLK} | 50 | 100 | 150 | kΩ |
| SI, SCLK Input Current SI, SCLK=0 V | I _{SI(LOW)} ,I _{SCLK(LOW)} | -10 | - | +10 | μA |
| SO "H" Level Output Voltage I _{SOURCE} =200 μA | $V_{\text{SO(HIGH)}}$ | V _{VDDI} -0.8 | - | V _{VDDI} | V |
| SO "L" Level Output Voltage I _{SINK} =1.6 mA | $V_{\text{SO(LOW)}}$ | - | - | 0.4 | V |
| SO (Set to "Hi-Z") Input Current 0 V to VDDI | I _{SO(TRI)} | -10 | - | +10 | μA |
| DOUT "H" Level Output Voltage I _{SOURCE} =200 μA | V _{DOUT(HIGH)} | V _{VDDI} -0.8 | - | V _{VDDI} | V |
| DOUT "L" Level Output Voltage I _{SINK} =1.6 mA | V _{DOUT(LOW)} | - | - | 0.4 | V |
| INTB Internal Pull-up Current | I _{INTB(PU)} | 15 | 53 | 85 | μA |
| INTB "H" Level Output Voltage INTB=OPEN | VINTB(HIGH) | V _{VDDI} -0.5 | - | V _{VDDI} | V |
| INTB "L" Level Output Voltage I _{SINK} =1.0 mA | VINTB(LOW) | - | 0.2 | 0.4 | V |

(Note 17) Applicable to SCLK, SI, CSB.

Table 11. Electrical Characteristics (Dynamic Electrical Characteristics)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|------------------------|--------|-------------------------|-----------------------------|------|
| Wetting Current Timer Counting starts after n-times detection of matched LPF | twcт | 13 | - | 22 | ms |
| Interrupt Delay Time 1 Time from switch status change to INTB output change in continuous monitoring | t _{INTB_DLY1} | - | - | 1 | ms |
| Interrupt Delay Time 2 Time from switch status change to INTB output change in intermittent monitoring n: Setting time of LPF matched n times | t _{INTB_DLY2} | - | - | [Monitor cycle] x n+1 | ms |
| Interrupt Clear Time Time from CSB rising edge to INTB output change | t _{INTB_CLR} | - | - | 150 | μs |
| Command Set Time Time from CSB rising edge to setting of register | t _{REG_EN} | - | - | 150 | μs |
| Transition Time to Normal mode Time from CSB rising edge to bit-30 of SO output | t _{MODE_DLY1} | - | - | 1 | ms |
| Transition Time to Sleep mode Time from CSB rising edge to bit-30 of SO output | tmode_dly2 | - | - | 1 | ms |
| Switch Strobe Time (93.75 µs setting) ^(Note 18) | t _{SCAN 94} | 84.375 | 93.750 | 103.125 | μs |
| Switch Strobe Time (125 µs setting) ^(Note 18) | t _{SCAN 125} | 112.5 | 125.0 | 137.5 | μs |
| Switch Strobe Time (187.5 µs setting) ^(Note 18) | t _{SCAN 188} | 168.75 | 187.50 | 206.25 | μs |
| Switch Strobe Time (250 µs setting) ^(Note 18) | t _{SCAN} 250 | 225 | 250 | 275 | μs |
| Source/Sink Current Rise Time FSQ="0", FSQZ/A/B="0", 10 mA setting Load resistance 100 Ω | tsr_r | - | 20 ^(Note 19) | - | μs |
| Source/Sink Current Fall Time FSQ="0", FSQZ/A/B="0", 10 mA setting Load resistance 100 Ω | t _{sr_F} | - | 15 ^(Note 19) | - | μs |
| Internal Clock Accuracy | t TIMER | -10 | - | +10 | % |

(*Note 18*) "H" width of internal signal which decides the timing of switch strobe. (Ref. Page 13 Figure 6). (*Note 19*) Reference value.

 Table 12. Electrical Characteristics (Digital Interface Characteristics)

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|----------------------|-----|--------------------------|------|------|
| SCLK Frequency | f _{SCLK} | - | - | 4.4 | MHz |
| Setup Time from CSB Fall to SCLK Rise | t _{LEAD} | 100 | - | 1000 | ns |
| Setup Time from SCLK Fall to CSB Rise | t _{LAG} | 50 | - | 500 | ns |
| Setup Time from SI to SCLK Fall | t _{SI(SU)} | 16 | - | - | ns |
| Hold Time from SCLK Fall to SI | tsi(HOLD) | 20 | - | - | ns |
| SI, CSB, SCLK Rise Time | t _{R(SI)} | - | 5.0 ^(Note 20) | - | ns |
| SI, CSB, SCLK Fall Time | t _{F(SI)} | - | 5.0 ^(Note 20) | - | ns |
| Time from CSB Fall to SO Output Low Impedance | t _{SO(EN)} | - | - | 55 | ns |
| Time from CSB Rise to SO Output High Impedance | t _{SO(DIS)} | - | - | 55 | ns |
| SCLK "H" Level Width | t _{SCLKH} | 75 | - | - | ns |
| SCLK "L" Level Width | t _{SCLKL} | 75 | - | - | ns |
| Time from SCLK Rise to Stable SO Data Output SO $C_L=20 \text{ pF}$ | t _{VALID} | - | 25 | 55 | ns |
| CSB "H" Level Time | t _{CSBH} | 150 | - | - | μs |

(Note 20) Reference value.

Timing Chart






Figure 4. Serial Access Timing

Timing Chart - continued








Figure 6. Intermittent Monitoring Enabled (FSQ=0, FSQZ/A/B=0), Source/Sink Current Rise and Fall Time

Basic Operation [Basic Operation 1] Detection of Switch Status Change (Continuous Monitoring)

Upon detection of a change in switch status, interrupt (INTB="H"-"L") occurs and the IC requests serial communication with the MCU.

< Example of Recommended Operation Sequence >




Figure 7. Basic Operation 1

- (1) After power is turned on, interrupt (INTB="L") occurs.
- (2) By serial communication, the switch status is obtained by the MCU at CSB falling edge.
- (3) Since the current source is OFF, the switch pin is "Hi-Z", and the output of SO is undefined.
- (4) Internal reference current source is activated.
- (5) Switch status is output by SO.
- (6) Interrupt is cleared (INTB="L" \rightarrow "H") by CSB rising edge and prepares for switch change. (7) Switch change occurs (OFF \rightarrow ON) and IC detects switch status change.
- (8) Interrupt (INTB="H" \rightarrow "L") is notified to MCU, and serial communication is requested.
- (9) By serial communication, switch status is obtained by the MCU at CSB falling edge.
- (10) Switch status is output by SO.
- (11) Interrupt is cleared (INT \vec{B} ="L" \rightarrow "H") by CSB rising edge and prepares for switch change.
- (12) Switch change occurs (ON→OFF) and IC detects switch status change.
- (13) Interrupt (INTB="H"-"L") is notified to MCU, and serial communication is requested.
- (14) By serial communication, the switch status is obtained by the MCU at CSB falling edge.
- (15) Switch status is output by SO.
- (16) Interrupt is cleared (INTB="L"→"H") by CSB rising edge and prepares for switch change.
- (17) Power is turned off

Basic Operation - continued [Basic Operation 2] Detection of Switch Status Change (Intermittent Monitoring)

When Intermittent Monitoring is enabled, switch status is monitored by periodically turning the current source on and off. Intermittent monitoring allows low power consumption.

< Example of Recommended Operation Sequence >




Figure 8. Basic Operation 2

(1) After power is turned on, interrupt (INTB="L") occurs.

(2) By serial communication, the switch status is obtained by the MCU at CSB falling edge.

(3) Since the current source is OFF, the switch pin is "Hi-Z", and the output of SO is undefined. (4) Interrupt is cleared (INTB="L" \rightarrow "H") by CSB rising edge and prepares for switch change.

(5) By serial communication, switch status is obtained by the MCU at CSB falling edge.

(6) Since the current source is OFF, the switch pin is "Hi-Z", and the output of SO is undefined. (7) IC gets the switch status when the current source is ON.

(8) Interrupt (INTB="H" \rightarrow "L") is notified to MCU, and serial communication is requested.

(9) By serial communication, switch status is obtained by the MCU at CSB falling edge.

(10) Switch status is output by SO.

(11) Switch change occurs (OFF→ON).

(12) Interrupt is cleared (INTB=" L^{-} "H") by CSB rising edge and prepares for switch change.

(13) IC detects switch status change.

(14) Interrupt (INTB="H" \rightarrow "L") is notified to MCU, and serial communication is requested.

(15) By serial communication, switch status is obtained by the MCU at CSB falling edge.

(16) Switch status is output by SO.

(17) Interrupt is cleared (INTB="L" \rightarrow "H") by CSB rising edge and prepares for switch change.

(18) Power is turned off.

Basic Operation - continued [Basic Operation 3] Sleep Mode Operation (Manual Transition)

When MDC register of Monitor Mode Transition Command is set to "1", mode is changed to sleep. When MDC register of Monitor Mode Transition Command is set to "0", mode is changed to normal.

< Example of Recommended Operation Sequence >




Figure 9. Basic Operation 3

(1) Monitor mode transition command (sleep mode setting) is received from MCU.

(2) Transition to sleep mode.

(3) Switch change occurs (OFF \rightarrow ON).

(4) IC detects switch status change.

(5) IC informs MCU the interrupt (INTB="H" \rightarrow "L") and serial communication is requested.


(6) Monitor mode transition command (normal mode setting) is received from MCU.

(7) Transition to normal mode.

Basic Operation - continued [Basic Operation 4] Sleep Mode Operation (Automatic Transition to Normal Mode)

Automatic transition from sleep mode to normal mode when a switch status changes is possible when the automatic mode transition setting is enabled.

< Example of Recommended Operation Sequence >



(1) Automatic transition of mode is enable.

(2) Monitor mode transition command (sleep mode setting) is received from MCU.

(3) Transition to sleep mode.

(4) Switch change occurs (OFF \rightarrow ON).

(5) IC detects switch status change.

(6) IC informs the interrupt to MCU with INTB("H" \rightarrow "L") and changes to normal mode automatically.

Description of Functions

1. Power on Reset (POR)

Upon the application of an external voltage to VPUB, REF5 output is generated by the LDO(VREF5) inside the IC. When REF5 \leq 4.2 V(Typ), POR is activated. When REF5 \geq 4.3 V(Typ), POR is deactivated.

2. Serial Interface

Communication between IC and the MCU uses pins chip select bar input (CSB), serial clock input (SCLK), serial data input (SI), and serial data output (SO).

CSB is internally pulled-up to VDDI. When CSB status is "0", SCLK and SI inputs are valid, and it is possible to read data from SO. When CSB status is "1", SCLK and SI inputs are invalid, and SO status is "Hi-Z".

Communication Frame

The transmitted frame by the MCU is a bit-56 structure composed of the fixed transmission and reception discrimination "01" (bit-55 to bit-54), the address (bit-53 to bit-48), the setting data (bit-47 to bit-8), and the CRC (bit-7 to bit-0). The fixed transmission and reception discrimination "01" (bit-55 to bit-54) is intended to differentiate between the transmitted and the received frame. The command (bit-53 to bit-8) sets various settings such as the "Interrupt Notification of Switch Change Setting Command". The CRC (bit-7 to bit-0) outputs the result of a bit-55 to bit-8 CRC calculation. If a CRC error occurs, either when the structure of the frame is not bit-56 or when the transmission and reception discrimination bit is an error. communication error (the bit-49 of the SO frame is "H") is output and data is not recognized. As for writing, SI data is latched by internal shift register at timing of SCLK falling.

| | | | 10 | | J. 36 | | Jaia | πραι | (0) | | | | | | | | |
|---------------------|------|----|----|---------|--------|------|------|---------|--------|----|----|--------|--------|----|----|----|--|
| Communication frame | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| SI Input Bit | | | R | egister | Addres | SS | | | | | | Sottin | g Data | | | | |
| Si input bit | 0 | 1 | | | Add | ress | | | | | | Settin | y Dala | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | - 33 | 50 | 57 | 50 | 55 | 54 | 55 | - | g Data | 50 | 23 | 20 | 21 | 20 | 25 | 24 | |
| | | | | | | | | Setting | y Dala | | | | | | | | |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| | | | | | | | | Settin | g Data | | | | | | | | |

Table 13 Serial Data Input (SI)

The received frame by the MCU has two types of bit alignment, "switch status output" and "register value output".

The switch status output bit alignment is a bit-56 structure composed of fixed transmission and reception discrimination "10" (bit-52 to bit-48), fixed value "0" (bit-47), interrupt factor output (bit-52 to bit-48), fixed value "0" (bit-47), mode status output (bit-46), fixed value "0" (bit-45 to bit-41), switch status output (bit-40 to bit-8), and CRC (bit-7 to bit-0).

Fixed transmission and reception discrimination "10" (bit-52 to bit-48) is intended to discriminate transmit and receive frame. Interrupt factor (bit-52 to bit-48) is discussed on Page 20. When an interrupt factor occurs, the corresponding bit becomes "1". Mode status (bit-46) is "0" when set to normal mode, and it is "1" when set to sleep mode. Switch status output (bit-40 to bit-8) is "1" when external switch is ON, and it is "0" when external switch is OFF. The CRC (bit-7 to bit-0) outputs the result of a bit-55 to bit-8 CRC calculation.

The switch status is latched to the timing of CSB falling edge. Then, in order of interrupt factor output, mode status and switch status output are output from SO by SCLK rising.

| | Tabl | le 14. | Seria | al Da | ta Ou | itput | 80-8 | Switcl | n Sta | tus O | utput |) | | | | | |
|---------------|------|---|-------|-------|----------|---------|---------|--------|---------|----------|---------|---------|-------|----|----|-------------------------------|--------|
| Output frame | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| SO Output Bit | 1 | 0 | 0 | | Interrup | t Facto | r Outpu | t | 0 | Mode | 0 | 0 | 0 | 0 | 0 | Switch INB10 Status Output | |
| | 20 | 00 | 07 | 00 | 05 | 0.4 | 00 | 00 | 01 | 20 | 00 | 00 | 07 | 00 | 05 | 04 | |
| | 39 | 38 | | | | | | | 31 | 30 | - | | | - | | | |
| | | 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 Switch INB9 to INB0 Status Output Switch INA9 to INA4 Status Output | | | | | | | | | | | | | | | |
| 1 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | ٩ | 8 | 7 to 0 |
| - | 20 | Switch IN/ | | 20 | 13 | 10 | 17 | - | - | | - | | | 10 | 3 | 0 | |
| | | Status | | | | | | Swi | tch INZ | 11 to IN | IZ0 Sta | atus Ou | itput | | | | CRC |

The register value output bit alignment is a bit-56 structure composed of fixed transmission and reception discrimination "10" (bit-55 to bit-54), fixed value "0" (bit-53), interrupt factor output (bit-52 to bit-48), register value output (bit-47 to bit-8), and CRC (bit-7 to bit-0).

The data is output by SO at SCLK's rising edge after the CSB falling edge of the command following the register value output command.

The bit alignment of the register value output is shown on Table 38. The sequence of register value output is shown in Figure 11 and Figure 12.

| | Tab | ie ib. | Seri | ai Da | ia Ol | ilpul (| (50-1 | Regis | ter va | alue C | Juipu | l) | | | | | |
|--------------------------------|---|--------|------|-------|---------|---------|---------|----------|---------|--------|-------|----------|---------|-------|----|----|--------|
| Output frame | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| SO Output Bit (Register Value) | 1 | 0 | 0 | I | nterrup | t Facto | r Outpu | t | | | Reg | ister Va | alue Ou | ıtput | | | |
| | | | | | | | | | | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 Register Value Output | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | | | | | | | Reg | ister Va | alue Ou | itput | | | | | | | CRC |

Table 15. Serial Data Output (SO-Register Value Output)

The register value output command (Table 36 RIER to RMDR) is used to read-back the register value written by register write command (Table 36 IER to MDR).

Figure 11 describes the single read-back sequence. Figure 12 describes the continuous read-back sequence.

<Single Read-back Sequence - Recommended Sequence>




Figure 11. Single Read-back Sequence

- (1) Send the register value output command.
- The switch status is output by SO.
- (2) Read the register value by sending the Null command.

The result of the register value output command (1) is output by SO.

<Continuous Sequential Read-back Sequence – Recommended Sequence>

| CSB | · | | | | | |
|-----|-------------------------|--------------------------|------|----------------------|--------------------------|--|
| | (1) | (2) | | (3) | (4) | |
| SI | Read Command | Read Command | Read | Command | Null Command | |
| | | Desite Make | | | | |
| so | Switch Status Output | Register Value Output | C | ster Value Dutput | Register Value Output | |

Figure 12. Continuous Read-back Sequence

- (1) Send the register value output command.
- The switch status is output by SO.
- (2) Send the register value output command following (1). (The address of the register value output command does not need to be the next address.)
- (3) Send the register value output command repeatedly as needed.
- The SO output at each command is the result of the previous register value output command.
- (4) Send the Null command in the end.
 - The register value of the previous register output command is output by SO.

3. Switch Status Output

Switch status can be sent through SO output.

4. Interrupt (INTB operation)

There are five interrupt factors that cause the INTB pin to output "L". The type of interrupt factor that occurred can be checked in the SO output when CSB is "L".

INTB output will return to "H" once the interrupt factor is cleared by the rising edge of CSB. The INTB pin is an open-drain output that is internally pulled-up to VDDI.

·Interrupt Factors

The interrupt factors are shown below:

| Interrupt Factor | Interrupt flag (SO output) | Flag name |
|--|------------------------------|------------|
| (1) Test Detection | SO output bit [52]: | "test_flg" |
| (2) Thermal Shutdown Detection | SO output bit [51]: | "them_flg" |
| (3) Reset Detection | SO output bit [50]: | "rst_flg" |
| (4) Communication Error Detection | SO output bit [49]: | "err_flg" |
| (CRC error, 56-bit frame error, or transmission and rece | eption discrimination error) | |
| (5) Switch Status Change Detection | SO output bit [48]: | "sw_flg" |
| | | |

(1) Test Detection

The IC generates an interrupt after a transition to test mode. The TEST pin should always be connected to ground.

(2) Thermal Shutdown Detection

Interrupt occurs when the thermal shutdown circuit detects a temperature higher than the allowable junction temperature inside IC.

(3) Reset Detection

Interrupt occurs after the activation of Power on Reset (POR) or the transmission of the reset command. Upon POR activation, the SO output interrupt flag "rst_flg" is reflected instantly. With reset command transmission, "rst_flg" is reflected on the next command transmission.

(4) Communication Error Detection

Interrupt occurs due to either a CRC error, a 56-bit frame error, or a command transmission error. The interrupt flag "err_flg" is triggered by the following: CRC error : when there is a Cyclic Redundancy Check error : when the command received is not 56-bit : when the first two bits of the command received is not [55:54]="01"

(5) Switch Status Change Detection

Interrupt occurs when switch status changes (switch-ON→OFF or switch-OFF→ON).

·Clearing of INTB Output and Interrupt Factor

The INTB "L" output and the interrupt factor are both cleared by the CSB rising edge during command transmission. In case a new interrupt factor occurs during command transmission, the interrupt factor is not cleared. The new interrupt factor is reflected on the next command transmission.

The interrupt factor is not cleared by the register readout that follows the register value output command.

5. Operating Modes

IC has two types of operating mode, the normal and the sleep mode. Transition between the two modes can be done by sending the correct "Monitor Mode Transition Command". The current mode of operation can be checked through the SO pin outputs.

Monitor Mode Transition register address (0x4F):Bit [47]: 0=Normal mode, 1=Sleep mode

Normal Mode

Normal mode operation can be set to continuous monitoring, wherein the switch status is checked by a continuously ON current source, or to intermittent monitoring, wherein the switch status is checked by a regularly ON/OFF current source. The period of intermittent monitoring^(Note 21) can be set according to power supply system while strobe time^(Note 22) is common for all switch pins.


At normal mode, the bit-46 of the SO output is "0".


Sleep Mode

Sleep mode operation, like in normal mode, can be set to continuous monitoring or intermittent monitoring. The monitoring period^(Note 21) of intermittent monitoring can be set according to power supply system. The strobe time^(Note 22) is common for all switch pins and both modes.

The difference with normal mode is that, from sleep mode, it is possible to change to normal mode automatically when interrupt occurs. (Automatic mode transition function) At sleep mode, the bit-46 of SO output is "1" at sleep mode.

(*Note 21*) Ref. Monitor period (Figure 13). (*Note 22*) Ref. Strobe time (Figure 13).





6. Automatic Mode Transition Function

By sending the "Automatic Mode Transition Command" through setting the MIR register (0x4E) to "1", automatic transition from sleep to normal mode is possible. The conditions for a change in mode from sleep to normal to occur for both enabled and disabled "Automatic Mode Transition Function" are shown below:

·Conditions for Sleep to Normal Mode Transition ("Automatic Mode Transition Function" is enabled):

- 1. Normal mode transition command is sent
- 2. POR occurs or reset command sent (Initialization)
- 3. A switch status changes (The "Switch Change Interrupt Setting" should be enabled)

·Conditions for Sleep to Normal Mode Transition ("Automatic Mode Transition Function" is disabled):


- 1. Normal mode transition command is sent
- 2. POR occurs or reset command sent (Initialization)

[Extension Function1: Intermittent Monitoring at the Same Time (with Current Slope)]

In intermittent monitoring, it is possible to detect the status of the all switches at the same time. When all inputs are set to detect the switch status by intermittent monitoring, the wetting current has a rising and falling slope. (only when all comparators are enabled with "Comparator Operation Control Command").

Normal Mode Setting Register (0x4B) Sleep Mode Setting Register (0x4C)

: bit-47 to bit-44 is "0000" and intermittent monitoring setting : bit-47 to bit-44 is "0000" and intermittent monitoring setting




Monitor period : Set to FITZ=2.5 ms, FITA=5 ms, FITB=10 ms

Figure 14. Intermittent Monitoring at the Same Time Example

[Extension Function 2: Sequential Monitoring by Power Supply System]

In this type of sequential monitoring, the status of the switches within a power supply system is monitored one at a time. This type has no slope. Since no two or more current sources in a power supply system are ON at the same time, radiation noise is reduced.



Monitor period : Set to FITZ=2.5 ms, FITA=5 ms, FITB=10 ms


Figure 15. Sequential Monitoring by Power Supply System Example

[Extension Function 3: Sequential Monitoring of All Switch Pins]

In this type of sequential monitoring, the status of all switches is monitored one at a time.

Since no two or more current sources are ON at the same time, radiation noise is reduced. This type has no slope.

The monitoring period for all switches increases by four times the monitoring period set for the INZ channels as shown in Figure 16. Uniform sequential monitoring and sequential monitoring by power supply should not be enabled at the same time. In case the two sequential monitoring methods are activated simultaneously, the method which prevails is uniform sequential monitoring.



Monitor period : Set to FITZ=2.5 ms, FITA=5 ms, FITB=10 ms

Figure 16. Sequential Monitoring of All Switches Pins Example

7. Source/Sink Current Source for Switch Pin

There are three types of switch pin inputs with internal current source: INZ, INA, and INB. The current level can be set for each switch pin.

·Current Source of INZ System (INZ0 to INZ11)

This current source is used to source or sink current to the external switch. The wetting current can be interchanged between pull-up and pull-down. VPUA is the power supply for the pull-up current source.

·Current Source of INA System (INA0 to INA9)

This current source is used to source current to the external switch. VPUA is the power supply.

·Current Source of INB System (INB0 to INB10)

This current source is used to source current to the external switch. VPUB is the power supply.

The current source settings can be fixed by INZ current source/sink selection command, the current source setting command, and the holding current/wetting current value setting command.

8. Wetting Current Timer

The wetting current timer is 13 ms to 22 ms. This function can be enabled individually for each switch pin. The timer starts after the switch has been detected as ON. After the 13 ms to 22 ms timer is finished, the wetting current (10 mA/15 mA) is switched to holding current (1 mA/3 mA/5 mA). The timer is reset after the switch is turned OFF.

[Function operation1] Wetting Current Timer (Continuous Operation)




Figure 17. Wetting Current Timer (Continuous Operation)

- (1) Switch change occurs (OFF \rightarrow ON), IC detects switch status change.
- (2) When ON state of the switch continues for more than 13 ms to 22 ms, the holding current is output.
- (3) Switch change occurs (ON \rightarrow OFF).
- (4) Switch change occurs (OFF \rightarrow ON), IC detects switch status change.
- (5) When ON state of the switch continues for more than 13 ms to 22 ms, the holding current is output.

[Function operation2] Wetting Current Timer (Intermittent Monitoring)




Figure 18. Wetting Current Timer (Intermittent Monitoring)

- (1) Switch change occurs (OFF \rightarrow ON).
- (2) IC detects switch status change.
- (3) When ON state of the switch continues for more than 13 ms to 22 ms, the holding current is output.
- (4) Switch change occurs (ON \rightarrow OFF).
- (5) IC detects switch status change, switch current is switched from holding current to wetting current.
- (6) Switch change occurs (OFF \rightarrow ON).
- (7) IC detects switch status change.
- (8) When ON state of the switch continues for more than 13 ms to 22 ms, the holding current is output.

(Note 23) At switch-OFF situation. IC doesn't apply current.

This waveform indicates the timing of monitoring period.



9. n-Times Matched Filter

All switch inputs have built-in "1 time to 10 times matched filters". This function can filter the ON/OFF switch status judgment made by the internal comparator. The filter function can be enabled for each power supply system. If the register has been updated during the counting of the filter, the counting is not reset.

If the monitoring method is continuous monitoring, the switch state is filtered n times (n: 1 to 10) multiplied by the period of the internal oscillator (32 kHz).


If the monitoring method is intermittent monitoring, the switch state is filtered n times (n: 1 to 10) multiplied by the monitoring period.

• Set to full-time monitor : Sampling period is internal oscillator period : 31.25 µs (Typ)


| External switch | OFF | | | | | ON |
|---|-----|-----|---------------|--|----------------------------|-----------|
| Current | | 1st | 2nd | d 3rc | 1 | |
| source ON/OFF | | lnt | ernal O | scillator | period | ON |
| Sampling clock Internal OSC | | | <- <u>}</u> - | | | |
| Filter matched 3 times output Status | | 0 | , , | · · · · · · · · · · · · · · | • • • • • • | ON |
| transition | | 4 | 1st | 2nd | 3rd ► | Reflected |

Time from Monitoring to End of Filtering:

{Monitoring Period x (Filter Number of Times -1) + Period of Internal Oscillator} to {Monitoring Period x (Filter Number of Times) + Period of Internal Oscillator}



• Set to intermittent monitor : Sampling monitor period is common with monitor period.



Time from Monitoring to End of Filtering:

{Monitoring Period x (Filter Number of Times -1) + Period of Internal Oscillator} to {Monitoring Period x (Filter Number of Times) + Period of Internal Oscillator}

Figure 20. 3 Times Matched Filter Operation on Intermittent Monitoring

10. Digital Multiplexer Output

The status of the selected switch input is reflected by the DOUT pin. DOUT takes the output of the comparator on a timing determined by the monitoring method. When no switch is selected, the output of DOUT is "L".

Only one switch pin at a time can be selected to be reflected by DOUT. The output signal can be inverted by setting.

11. Current Source Enable Signal Output

The Pull-up/Pull-down Current Source Enable Signal of the selected switch pin is output by the DOUT pin. It can be used to control external current source when the wetting current is generated by the external circuit. The polarity of this enable signal can be selected through command settings.




Figure 21. Example of Current Source Enable Signal Usage

12. Input Threshold Voltage of Switch Pin

The switch input threshold voltage is a fraction of the REF5 voltage. It can be set to 3.0 V or to 4.0 V.

·3.0 V Setting: V_{TH3(HIGH)}=VDDL^(Note 24)x0.6 (6.0 V≤V_{VPUX}≤28.0 V)

-4.0 V Setting: $V_{TH4(HIGH)} = VDDL^{(Note 24)}x0.8$ (7.0 V \leq V_{VPUX} \leq 28.0 V)

| Table 16. Relationship between the Switch Input Threshold Volta | age and the SO Output |
|---|-----------------------|
|---|-----------------------|

| Input type | Source or Sink | Input Voltage | Comparator Output | SO Serial Interface Bit |
|------------|----------------|---|-------------------|-------------------------|
| | Source | INZ <threshold< td=""><td>0</td><td>Н</td></threshold<> | 0 | Н |
| INZ | Source | INZ>Threshold | 1 | L |
| IINZ | Sink | INZ <threshold< td=""><td>0</td><td>L</td></threshold<> | 0 | L |
| - | Sink | INZ>Threshold | 1 | Н |
| | N/A | INA,INB <threshold< td=""><td>0</td><td>Н</td></threshold<> | 0 | Н |
| INA,INB | N/A | INA,INB>Threshold | 1 | L |

(Note 24) As shown at Typical Application Circuit, short REF5 pin and VDDL pin externally. (Page 1, Figure 1)

13. Over-temperature Protection Circuit

When the junction temperature of the IC becomes higher than the thermal limit 160 °C (Typ), interrupt (INTB="L") occurs and the source/sink current through the switch pins is switched to 1 mA (Min). The MCU is notified by the SO over-temperature detection flag (them_flg) changing to "1" that an irregularity in temperature has occurred. When the junction temperature of the IC has fallen below 140 °C (Typ), interrupt is cleared on the next command transmission and the wetting current level returns to what was set on the registers.

Notice: The over-temperature detection value, 155 °C (Typ) to 175 °C (Typ), and the hysteresis temperature, 10 °C (Typ) to 30 °C (Typ), were not tested in shipment test. Also, the over-temperature protection circuit operates beyond the absolute maximum temperature ratings so the IC should not be used in a system where activation of the said protection function is expected.

14. Cyclic Redundancy Check (CRC)

The bit-7 to bit-0 of both the transmitted and received communication frame of the IC is the cyclic redundancy check (CRC), which is responsible for the detection of a data communication error.

If the IC received a CRC error, asserts interrupt (INTB="L") and error flag ("err_flg") to SO output. SO output becomes "H" on the next communication to notify the MCU of the error. A command that has a CRC error is not a valid command.

The CRC generation polynomial is

 $X^8 + X^5 + X^4 + 1$

Command Description

Each Command has two types of functions. One is to write a value to a register. The other is to read back the register value which was written by the write command. The function to be used is set by the bit-53 of each command. (The Null and Reset commands don't include the register value output command because they don't write in the registers.)

In the command descriptions below, the write command is for writing a value to a register and the read command is for reading back a register value.

1. Null Command

This command is a read only command that allows the user to monitor interrupt and switch status.

| | | | | Table | | | | | (| | 1/ | | | | | | | |
|-----------------------------|-----------------------------|-----------------------------|---|--|---|---|--|---|--|--|--|--|--|---|---|--|---|---|
| Command | | | | R | egister | Addres | s | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Null Command (Read Only) | IRC | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | х | х | х | х | х | х | х | х | |
| | | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | | Setting | g Data | | | | | | | | CRC |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| | 0:"L", 1."H", x: don't care | 0:"L", 1:"H", x: don't care | 0:"L", 1:"H", x: don't care 55 Null Command (Read Only) IRC 0 39 x 23 | 0:"L", 1:"H", x: don't care 55 54 Null Command (Read Only) IRC 0 1 39 38 x x 23 22 | Command S R 0:"L", 1."H", x: don't care 55 54 53 Null Command (Read Only) IRC 0 1 0 39 38 37 x x x 23 22 21 | Command Register 0:"L", 1."H", x: don't care 55 54 53 52 Null Command (Read Only) IRC 0 1 0 0 IRC 0 1 0 0 Same state IRC 39 38 37 36 X X X Image: state s | Register Address O:"L", 1."H", x: don't care 55 54 53 52 51 Null Command (Read Only) IRC 0 1 0 0 0 Set 39 38 37 36 35 x x x x x 23 22 21 20 19 | Register Address O:"L", 1."H", x: don't care 55 54 53 52 51 50 Null Command (Read Only) IRC 0 1 0 0 0 0 39 38 37 36 35 34 x x x x x x E 23 22 21 20 19 18 | Register Address 0:"L", 1."H", x: don't care 55 54 53 52 51 50 49 Null Command (Read Only) IRC 0 1 0 | Register Address O:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 Null Command (Read Only) IRC 0 1 0 <td< td=""><td>Register Address Solution O:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 47 Null Command (Read Only) IRC 0 1 0 <t< td=""><td>Register Address Vertex Command 0:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 47 46 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 x x 39 38 37 36 35 34 33 32 31 30 x</td><td>Command 0:"L", 1:"H", x: don't care Register Address 55 54 53 52 51 50 49 48 47 46 45 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 22 31 33 32 31 30 29 x x x x x x x x x x 39 38 37 36 35 34 33 32 31 30 29 x</td><td>Register Address Setting Command 55 54 53 52 51 50 49 48 47 46 45 44 Null Command (Read Only) IRC 0 1 0 <</td><td>Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 Null Command (Read Only) IRC 0 1 0 <</td><td>Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 Null Command (Read Only) IRC 0 1 0</td><td>0:"L", 1:"H", x: don't care 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 x</td><td>Command O:"L", 1:"H", x: don't care Segister Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 Null Command (Read Only) IRC 0 1 0 0 0 0 0 x</td></t<></td></td<> | Register Address Solution O:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 47 Null Command (Read Only) IRC 0 1 0 <t< td=""><td>Register Address Vertex Command 0:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 47 46 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 x x 39 38 37 36 35 34 33 32 31 30 x</td><td>Command 0:"L", 1:"H", x: don't care Register Address 55 54 53 52 51 50 49 48 47 46 45 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 22 31 33 32 31 30 29 x x x x x x x x x x 39 38 37 36 35 34 33 32 31 30 29 x</td><td>Register Address Setting Command 55 54 53 52 51 50 49 48 47 46 45 44 Null Command (Read Only) IRC 0 1 0 <</td><td>Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 Null Command (Read Only) IRC 0 1 0 <</td><td>Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 Null Command (Read Only) IRC 0 1 0</td><td>0:"L", 1:"H", x: don't care 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 x</td><td>Command O:"L", 1:"H", x: don't care Segister Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 Null Command (Read Only) IRC 0 1 0 0 0 0 0 x</td></t<> | Register Address Vertex Command 0:"L", 1."H", x: don't care 55 54 53 52 51 50 49 48 47 46 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 x x 39 38 37 36 35 34 33 32 31 30 x | Command 0:"L", 1:"H", x: don't care Register Address 55 54 53 52 51 50 49 48 47 46 45 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 22 31 33 32 31 30 29 x x x x x x x x x x 39 38 37 36 35 34 33 32 31 30 29 x | Register Address Setting Command 55 54 53 52 51 50 49 48 47 46 45 44 Null Command (Read Only) IRC 0 1 0 < | Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 Null Command (Read Only) IRC 0 1 0 < | Command 0:"L", 1:"H", x: don't care Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 Null Command (Read Only) IRC 0 1 0 | 0:"L", 1:"H", x: don't care 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 Null Command (Read Only) IRC 0 1 0 0 0 0 0 0 x | Command O:"L", 1:"H", x: don't care Segister Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 Null Command (Read Only) IRC 0 1 0 0 0 0 0 x |

Table 17. Null Command (Read Only)

2. Interrupt Notification of Switch Change Setting Command

This command allows the user to configure interrupt sources for the INTB pin.

Specifically, this command allows the user to individually configure which switches trigger an interrupt on INTB by enabling or disabling the IEBn, IEAn, and IEZn setting bits shown below.

The SO output will return the switch status depending on the settings stored at the next CSB falling edge.

| Table 18. Interrupt Notification of Switch Change Setting Comn | nand |
|--|------|
|--|------|

| 100 | 10 10. | . mile | nupt | - totin | oulio | 1010 | witter | | nget | Jettin | <u>y 00</u> | mina | | | | , | |
|--|--------|----------------------|------------------------------------|------------------------------|--------|--------------------------|--------------------------|----------------------|--------|-------------------------|-------------|---------|--------|------|------|-------|--------|
| Command | | | R | egister | Addres | s | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Interrupt Notification of Switch Change Setting IER | 0 | 1 | W/R | 0 | 0 | 0 | 0 | 1 | х | х | х | х | х | х | х | IEB10 | |
| | | | | | | | | Setting | g Data | | | | | | | | |
| | 39 | | | | | | | | | | | | | | | | |
| | IEB9 | IEB8 | IEB7 | IEB6 | IEB5 | IEB4 | IEB3 | IEB2 | IEB1 | IEB0 | IEA9 | IEA8 | IEA7 | IEA6 | IEA5 | IEA4 | |
| | | Setting Data | | | | | | | | | CRC | | | | | | |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to (|
| | IEA3 | IEA2 | IEA1 | IEA0 | IEZ11 | IEZ10 | IEZ9 | IEZ8 | IEZ7 | IEZ6 | IEZ5 | IEZ4 | IEZ3 | IEZ2 | IEZ1 | IEZ0 | CRC |
| IEB [10:0] [Default: 1] IEA [9:0] [Default: 1] IEZ [11:0] [Default: 1] | | 0: D Inte 0: D |)isabl rrupt)isabl rrupt | ed Notifi ed Notifi | icatio | 1 : I n of S 1 : I | Enabl Switch Enabl | led n Stat led | us Cl | hange hange hange | e for I | INA S | syster | n | | | |

Register Write/Read Setting 0: Write 1: Read ("Setting data" is disabled)

3. Comparator Operation Control Command

This command allows the user to individually enable or disable the switch pin comparator for each switch input.

When a switch input's comparator is disabled through this register, both the corresponding settings available for that switch input within the "Interrupt Notification of Switch Change Setting Command" and the "Current Source Activation Command" are disabled.

When the comparator is active, the switch status output does not depend on whether the wetting current is set to source or sink. The switch status output is "1" when the switch is ON and "0" when the switch is OFF. When the comparator is set to disabled, the switch status is undefined.

| Command | | | | | | Addres | | | | | Comn | | Settin | g Data | | | | |
|------------------------------|-------|--|------|-----------------|------|--------|-------|-----------------|---------|--------|-------|------|--------|--------|------|------|-------|-----|
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Comparator Operation Control | CMR | 0 | 1 | W/R | 0 | 0 | 0 | 1 | 0 | х | х | х | х | х | х | х | CMB10 | |
| | | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | CMB9 | CMB8 | CMB7 | CMB6 | CMB5 | CMB4 | CMB3 | CMB2 | CMB1 | CMB0 | CMA9 | CMA8 | CMA7 | CMA6 | CMA5 | CMA4 | |
| | | CMB9 CMB8 CMB7 CMB6 CMB5 CMB4 CMB3 CMB2 CMB1 CMB0 CMA9 CMA8 CMA7 CMA6 CMA5 CMA4 Setting Data 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 | | | | | | | | | | | | | | С | | |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 t |
| | | CMA3 | CMA2 | CMA1 | CMA0 | CMZ11 | CMZ10 | CMZ9 | CMZ8 | CMZ7 | CMZ6 | CMZ5 | CMZ4 | CMZ3 | CMZ2 | CMZ1 | CMZ0 | С |
| CMB [10:0] [Defaul | t: 1] | | 0: D |)isabl | ed | pera | 1: | Enab | ed | | | | | | | | | |
| CMA [9:0] [Default: | 1] | | | npara)isabl | | pera | | or INA Enabl | | tem | | | | | | | | |
| CMZ [11:0] [Defaul | t: 1] | | | npara)isabl | | pera | | or INZ Enabl | | tem | | | | | | | | |
| W/R | | | Reg | | | /Rea | d Set | | | | data" | | | | | | | |

4. Comparator Threshold Selection Command

This command allows the user to set the comparator threshold of the switch pins.

Switch detection threshold selection is available for each power supply system (See CTB, CTA, CTZ settings shown below).

| Command | | | | | Addres | ss | | | | | | Setting | g Data | | | | |
|--------------------------------------|----|-------------|----------------|--------------|----------------|--------|--------|----------------|--------|-------|-----|---------|--------|----|----|----|--------|
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Comparator Threshold Selection CTR | 0 | 1 | W/R | 0 | 0 | 0 | 1 | 1 | CTB | CTA | CTZ | х | х | х | х | х | |
| | | | | | | | | Settin | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | Settin | g Data | | | | | | | | CRC |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| CTB [Default: 0] CTA [Default: 0] | | 0: 3 | .o v | 1:4 | 4.0 V | | | B Sys A Sys | | | | | | | | | |
| CTZ [Default: 0] | | | .0 V npara | | | nold f | or INZ | ۔ Z Sys | tem | | | | | | | | |
| W/R | | 0: 3 Reg | .0 V jister | 1:4 Write | 1.0 V ⊭/Rea | d Set | ting | | | abled |) | | | | | | |

Table 20. Comparator Threshold Selection Command

5. INZ Current Source/Sink Selection Command

This command allows the user to select the current configuration, whether source (internal pull-up current source) or sink (internal pull-down current source), through the INZ input switch pins.

| | Idi | ne z | I. IINZ | | ient c | Sourc | | V OF | SCIIO | | IIIIdii | u | | | | | |
|--|--------------|------|---------|---------|------------------------|--------|--------|---------|--------|------|---------|---------|--------|------|------|------|--------|
| Command | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| INZ Current Source/Sink Selection PUDR | 0 | 1 | W/R | 0 | 0 | 1 | 0 | 0 | х | х | х | х | х | х | х | х | |
| | | | | | | | | Setting | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | Setting Data | | | | | | | | | | | | | | CRC | | |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | PUD11 | PUD10 | PUD9 | PUD8 | PUD7 | PUD6 | PUD5 | PUD4 | PUD3 | PUD2 | PUD1 | PUD0 | CRC |
| PUD [11:0] [Default: 0] | | 0: S | Source | e (inte | k Sele ernal | pull-u | ıp cur | rent s | sourc | e) | | | | | | | |
| W/R | | Reg | ister | Write | al pu e/Rea Read | d Set | ting | | | |) | | | | | | |

Table 21. INZ Current Source/Sink Selection Command

6. Current Source Activation Command

This command allows the user to enable or disable the wetting current sources at the switch input pins. The current sources can be set to ON or OFF per power supply system.

The output current level is determined by the "Holding Current / Wetting Current Value Setting Command" discussed in section 7 below.

If an external current source is used, the comparator should be enabled (see section 3 above) and the internal current source should be disabled using this register.

| | | | Table | - 22. | Oune | | Juice | ACIN | /aliui | | IIIIaII | J | | | | | | |
|-----------------------------|-----|--|-------|------------------|---------|--------|-------|---------------|--------|--------|---------|-----|---------|--------|----|----|----|--------|
| Command | | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Current Source Activation | CER | 0 | 1 | W/R | 0 | 0 | 1 | 0 | 1 | CEB | CEA | CEZ | х | х | х | х | х | |
| | | | | | | | | | Settin | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | Setting Data 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 | | | | | | | | | | | | CRC | | | | |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| CEB [Default: 0] | | | | rent S)isabl | | es of | | Syste Enab | | | | | | | | | | |
| CEA [Default: 0] | | | | rent S Disabl | | es of | | Syste Enab | | | | | | | | | | |
| CEZ [Default: 0] | | | Cur | rent S Disabl | Sourc | e of I | NZ S | | n | | | | | | | | | |
| W/R | | | | jister | | /Rea | | | | | | | | | | | | |

1: Read ("Setting data" is disabled)

0: Write

Table 22. Current Source Activation Command

7. Holding Current / Wetting Current Level Selection Command This command allows the user to select the output level of each current source. This command also has arguments to set both the holding and the wetting current.

The holding current can be set to 1 mA, 3 mA, or 5 mA.

The wetting current can be set to OFF ("Hi-Z"), 1 mA, 3 mA, 5 mA (set to holding current), 10 mA, or 15 mA.

Unlike holding current, wetting current output levels can be set individually for each switch pin.

Table 23. Holding Current / Wetting Current Level Selection Command (LSB)

| Command | | | | R | egister | Addres | SS | | | | | | Setting | g Data | | | | |
|---|-----|------|------|------|---------|--------|-------|------|---------|--------|------|------|---------|--------|------|------|-------|------|
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Holding Current / Wetting Current Level Selection (LSB) | LCR | 0 | 1 | W/R | 0 | 0 | 1 | 1 | 0 | CRH1 | CRH0 | х | х | х | х | х | LCB10 | |
| | Г | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | I | LCB9 | LCB8 | LCB7 | LCB6 | LCB5 | LCB4 | LCB3 | LCB2 | LCB1 | LCB0 | LCA9 | LCA8 | LCA7 | LCA6 | LCA5 | LCA4 | |
| | | | | | | | | | Setting | g Data | | | | | | | | CF |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to |
| | Ī | LCA3 | LCA2 | LCA1 | LCA0 | LCZ11 | LCZ10 | LCZ9 | LCZ8 | LCZ7 | LCZ6 | LCZ5 | LCZ4 | LCZ3 | LCZ2 | LCZ1 | LCZ0 | C |

Table 24. Holding Current / Wetting Current Level Selection Command (MSB)

| | | Re | egister | Addres | S | | | | | | Setting | g Data | | | |
|--------------|--------|--------------|---|---|---|---|---|--|--|---|--|---|--|---|--|
| 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 |
| 0 | 1 | W/R | 0 | 0 | 1 | 1 | 1 | х | х | х | х | х | х | х | MCB10 |
| Setting Data | | | | | | | | | | | | | | | |
| 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| ICB9 M | ICB8 N | ICB7 | MCB6 | MCB5 | MCB4 | MCB3 | MCB2 | MCB1 | MCB0 | MCA9 | MCA8 | MCA7 | MCA6 | MCA5 | MCA4 |
| | | | | | | | Sotting | n Data | | | | | | | |
| | 0 | 0 1 39 38 | 55 54 53 0 1 W/R 39 38 37 | 55 54 53 52 0 1 W/R 0 39 38 37 36 | 55 54 53 52 51 0 1 W/R 0 0 39 38 37 36 35 | 0 1 W/R 0 0 1 39 38 37 36 35 34 | 55 54 53 52 51 50 49 0 1 W/R 0 0 1 1 39 38 37 36 35 34 33 | 55 54 53 52 51 50 49 48 0 1 W/R 0 0 1 1 1 Setting 39 38 37 36 35 34 33 32 CB9 MCB8 MCB7 MCB6 MCB5 MCB4 MCB3 MCB2 | 55 54 53 52 51 50 49 48 47 0 1 W/R 0 0 1 1 1 x Setting Data 39 38 37 36 35 34 33 32 31 | 55 54 53 52 51 50 49 48 47 46 0 1 W/R 0 0 1 1 1 x x Setting Data 39 38 37 36 35 34 33 32 31 30 CB9 MCB8 MCB7 MCB6 MCB5 MCB4 MCB3 MCB2 MCB1 MCB0 | 55 54 53 52 51 50 49 48 47 46 45 0 1 W/R 0 0 1 1 1 x x x Setting Data 39 38 37 36 35 34 33 32 31 30 29 CB9 MCB8 MCB7 MCB6 MCB5 MCB4 MCB3 MCB2 MCB1 MCB0 MCA9 | 55 54 53 52 51 50 49 48 47 46 45 44 0 1 W/R 0 0 1 1 1 x x x x Setting Data 39 38 37 36 35 34 33 32 31 30 29 28 CB9 MCB8 MCB7 MCB6 MCB5 MCB4 MCB3 MCB2 MCB1 MCB0 MCA9 MCA8 | 55 54 53 52 51 50 49 48 47 46 45 44 43 0 1 W/R 0 0 1 1 1 x | 55 54 53 52 51 50 49 48 47 46 45 44 43 42 0 1 W/R 0 0 1 1 1 x | 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 0 1 W/R 0 0 1 1 1 x |

| | | | | | | | Setting | g Data | | | | | | | | CRC |
|------|------|------|------|-------|-------|------|---------|--------|------|------|------|------|------|------|------|--------|
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| MCA3 | MCA2 | MCA1 | MCA0 | MCZ11 | MCZ10 | MCZ9 | MCZ8 | MCZ7 | MCZ6 | MCZ5 | MCZ4 | MCZ3 | MCZ2 | MCZ1 | MCZ0 | CRC |

| CRH [1:0] [Default: 00] | Holding Current Val | ue |
|--------------------------------------|---------------------|---|
| | 00: 1 mA | 01: 3 mA |
| | 10: 5 mA | 11: 1 mA |
| {MCB[10:0], LCB[10:0]} [Default: 01] | Wetting Current Val | ue for INB System |
| | 00: Disabled(Hi-Z) | 01: 1 mA/3 mA/5 mA(Holding Current Value) |
| | 10: 10 mA | 11: 15 mA |
| {MCA[9:0], LCA[9:0]} [Default: 01] | Wetting Current Val | ue for INA System |
| | 00: Disabled(Hi-Z) | 01: 1m A/3 mA/5 mA(Holding Current Value) |
| | 10: 10 mA ` ´ | 11: 15 mA |
| {MCZ[11:0], LCZ[11:0]} [Default: 01] | Wetting Current Val | ue for INZ System |
| | 00: Disabled(Hi-Z) | 01: 1m A/3 mA/5 mA(Holding Current Value) |
| | 10: 10 mA | 11: 15 mA |
| W/R | Register Write/Read | d Setting |
| | 0: Write | 1: Read ("Setting data" is disabled) |
| | | |

8. Wetting Current Operation Control Command

- This command allows the user to enable or disable the "wetting current timer".
- This "wetting current timer" counts 13 ms to 22 ms after the switch has been closed and the wetting current changes to holding current (1 mA/3 mA/5 mA). The timer is reset when the switch is turned off.

If the wetting current level is the same as the holding current level, the timer does not operate. The wetting current timer can be enabled or disabled individually for each switch pin.

| Table 25. Wetting Current Operation Control Comm | and |
|--|-----|
|--|-----|

| Command | | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
|-----------------------------------|-------|------|------|------------------|---------|--------|--------------|----------------|---------|--------|------|------|---------|--------|------|------|-------|--------|
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Wetting Current Operation Control | WTR | 0 | 1 | W/R | 0 | 1 | 0 | 0 | 0 | х | х | х | х | х | х | х | WTB10 | |
| | | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | WTB9 | WTB8 | WTB7 | WTB6 | WTB5 | WTB4 | WTB3 | WTB2 | WTB1 | WTB0 | WTA9 | WTA8 | WTA7 | WTA6 | WTA5 | WTA4 | |
| | | | | | | | | | Setting | g Data | | | | | | | | CRO |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to (|
| | | WTA3 | WTA2 | WTA1 | WTA0 | WTZ11 | WTZ10 | WTZ9 | WTZ8 | WTZ7 | WTZ6 | WTZ5 | WTZ4 | WTZ3 | WTZ2 | WTZ1 | WTZ0 | CRC |
| WTB [10:0] [Defaul | - | | 0: D | isabl | ed | | | Enab | led | | | | | | | | | |
| WTA [9:0] [Default: | 0] | | | ting ()isabl | | nt Tir | ner fo 1: | or INA Enab | | em | | | | | | | | |
| WTZ [11:0] [Defaul | t: 0] | | Wet | | Curre | nt Tir | ner fo | | Syst | em | | | | | | | | |

1: Read ("Setting data" is disabled)

Register Write/Read Setting

0: Write

W/R

- 9. n-Times Matched Filter Activation Control Command This command allows the user to enable or disable the n-times matched LPF.
 - If this function is enabled, the switch output is updated only after the comparator output has been sampled "n" times (where n = 1 to 10) and if all sampled comparator outputs match.
 - This command allows for each switch pin groups to be enabled or disabled.

| Command | | .0. 11- | | egister | | | Activ | anor | | | UIIIII | | g Data | | | | |
|---|---|------------|--------|---------|--------|----------------|--------|--------|--------|-------|------------|-------|------------------|---------------|----------|------------|--------|
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| n-Times Matched Filter Activation Control DFR | 0 | 1 | W/R | 0 | 1 | 0 | 0 | 1 | | DFB2 | | DFB0 | | DFA2 | | DFA0 | |
| | | | | | | | | Settin | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | DFZ3 | DFZ2 | DFZ1 | DFZ0 | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | Settin | g Data | | | | | | | | CRC |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| | | | | Matal | الممط | | | | | Ovete | | | | | | | |
| DFB [3:0] [Default: 0000] | | 000 | | | | .Pr 5 ed (1 | | | INB | |)01 | | 2 tim | 65 | | | |
| | | 001 | | | times | | | | | |)11 | | 4 tim | | | | |
| | | 010 | | | times | | | | | | 01 | | 6 tim | | | | |
| | | 011 | | | | ed (1 | | | | | 11 | | | oled (| 1 time | e) | |
| | | 100 101 | | | sable | ed (1 | time) | | | |)01)11 | | 7 tim 9 tim | | | | |
| | | 110 | | - |) time | | | | | | 01 | | | es bled (* | 1 time | -) | |
| | | | | | | | time) | | | | | | | | | | |
| | | | | | | | , | | | | | | | , | | , | |
| DFA [3:0] [Default: 0000] | 1110 : Disabled (1 time) 1111 : Disabled (1 time) | | | | | | | | | | | | | | | | |
| | | 000 | | | sable | | time) | | | |)01)11 | | 2 time 4 time | | | | |
| | | 010 | | | times | | | | | | 01 | | 6 tim | | | | |
| | | 011 | | | | ed (1 · | time) | | | | 11 | | | oled (| 1 time | e) | |
| | | 100 | | : Di | sable | ed (1 | | | | |)01 | : | 7 tim | es | | | |
| | | 101 | | | times | | | | | |)11 | | 9 tim | | | | |
| | | 110 | | |) time | | time) | | | | 01 11 | | | bled (| | | |
| | | 1110 | 0 | . DI | Sable | ed (1 | ume) | | | 11 | 11 | • | Disat | oled (| | =) | |
| DFZ [3:0] [Default: 0000] | | n-Ti | mes | Matcl | hed L | .PF S | etting | gs for | INZ | Syste | m | | | | | | |
| | | 000 | - | | | ed (1 | time) | | | | 001 | | 2 tim | | | | |
| | | 001 | | - | times | | | | | |)11 | | 4 tim | | | | |
| | | 010 011 | | - | times | s ed (1 : | time) | | | | 01 11 | | 6 time | es bled (* | 1 time | -) | |
| | | 100 | | | | ed (1 ed (1 | | | | |)01 | | 7 tim | | 1 (11116 | =) | |
| | | 101 | | | times | | unic) | | | |)11 | | 9 tim | | | | |
| | | 110 | 0 | |) time | | | | | 11 | 01 | : | Disab | bled (| | | |
| | | 111 | 0 | : Di | sable | ed (1 | time) | | | 11 | 11 | : | Disab | oled (| 1 time | e) | |
| W/R | | Reo | lister | Write | /Rea | d Set | tina | | | | | | | | | | |
| | | | Vrite | | | | | ("Se | tting | data" | is dis | abled | d) | | | | |
| | | | | | | | | | 0 | | | | | | | | |

10. DOUT Setting Command

This command allows the user to configure how the DOUT pin will function. There are two available functions for the DOUT pin. One is to output the result of the digital multiplexer, and the other is to output the state of a current enable signal.

For the first function, the DOUT Setting Command can be used to enable or disable the digital multiplexer. If the digital multiplexer is enabled, the result of the selected switch pin's comparator is output to the DOUT pin at a timing that depends on the monitoring method used. The switch pin selection is made through the CSL0 to CSL5 bits of the command. Also, the output signal can be inverted through the POL bit.

For the second function, DOUT can be configured so that it will indicate whether the internal pull-up/pull-down current is enabled or disabled for the selected switch input. The POL bit can also be used to invert the output for this function. If the Positive Polarity Setting is chosen, "H" output means the signal is enabled, and "L" output means the signal is disabled. If the Negative Polarity Setting is chosen, the result is the opposite.

Table 27. DOUT Setting Command

| Command | Register Address | | | | | | | | | Setting Data | | | | | | | | |
|----------------------------------|--------------------------|----|-----|----|-----|--------------|------------------|--------------|------|--------------|------|------------------|------|------|----|----|--------|--|
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | | |
| DOUT Setting DOT | 0 | 1 | W/R | 0 | 1 | 0 | 1 | 0 | CSL5 | CSL4 | CSL3 | CSL2 | CSL1 | CSL0 | х | х | | |
| | | | | | | Setting Data | | | | | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| | FSL | х | х | х | POL | х | х | х | х | х | х | х | х | х | х | Х | | |
| | | | | | | | Setting Data | | | | | | | | | | CRC | |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 | |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC | |
| Table 28. DOUT Channel Selection | | | | | | | | | | | | | | | | | | |
| bit-47 to bit-42 | Selected Channel | | | | | ΪΓ | bit-47 to bit-42 | | | | | Selected Channel | | | | | | |
| | Disabled (Output is "L") | | | | | | 010010 | | | | INA5 | | | | | | | |
| 000001 | INZ0 | | | | | ┥┝ | 010011 | | | | INA6 | | | | | | | |
| 000010 | INZ0 | | | | | ┥┝ | | INAC INA7 | | | | | | | | | | |
| | | | | | | ┥┝ | | | | | | | | | | | | |
| 000011 | INZ2 | | | | | ┥┝ | | INA8 | | | | | | | | | | |
| 000100 | INZ3 | | | | | | | INA9 | | | | | | | | | | |
| 000101 | INZ4 | | | | | | 010111 | | | | | INB0 | | | | | | |
| 000110 | INZ5 | | | | | | 011000 | | | | | INB1 | | | | | | |
| 000111 | INZ6 | | | | | 1 | 011001 | | | | | INB2 | | | | | | |
| 001000 | INZ7 | | | | | 1 | 011010 | | | | | INB3 | | | | | | |
| 001001 | INZ8 | | | | | 1 [| 011011 | | | | | INB4 | | | | | | |
| 001010 | INZ9 | | | | | | 011100 | | | | INB5 | | | | | | | |
| 001011 | INZ10 | | | | | | 011101 | | | | INB6 | | | | | | | |
| 001100 | INZ11 | | | | |] [| 011110 | | | | INB7 | | | | | | | |
| 001101 | INA0 | | | | |] [| 011111 | | | | INB8 | | | | | | | |
| 001110 | INA1 | | | | | | 100000 | | | | INB9 | | | | | | | |
| 001111 | INA2 | | | | | | 100001 | | | | | INB10 | | | | | | |

INA3

INA4

010000

010001

Disabled (Output is "L")

100010 to 111111

| CSL [5:0] [Default:000000] | Switch Channel Selection Setting000000: Disable (DOUT is "L")000001 to 001100: INZ Channel Selection001101 to 010110: INA Channel Selection010111 to 100001: INB Channel Selection100010 to 111111: Disable (DOUT is "L") |
|----------------------------|---|
| FSL [Default:0] | DOUT Function Setting 0: Digital Multiplexer Signal Output 1: Current Source Enable Signal Output |
| POL [Default:0] | Polarity Setting 0: Positive 1: Negative |
| W/R | Register Write/Read Setting 0: Write 1: Read ("Setting data" is disabled) |

11. Normal Mode Setting Command

This command allows the user to set the monitoring period, strobe time, and monitoring method of normal mode.

The normal mode is set after power on reset or by "Monitor Mode Transition Command".

The monitoring period can be set individually per power supply system but the strobe time is common to all switch pins. The monitoring method can be set continuous monitoring, intermittent monitoring at the same time, sequential monitoring by power supply system and sequential monitoring of all switch pins.

The monitoring period of the normal mode and strobe time setting have some restrictions as follows.

- · 1 ms monitoring period with sequential monitoring by power supply system is prohibited.
- · 1 ms monitoring period with sequential monitoring of all switch pins is prohibited.

· At 2.5 ms monitoring period setting with sequential monitoring by power supply system, only 93.75 μs and 125 μs strobe time are allowed. Other strobe time settings are prohibited.

 At 2.5 ms monitoring period setting and sequential monitoring of all switch pins, only 93.75 μs and 125 μs strobe time are allowed. Other strobe time settings are prohibited.

·Continuous Monitoring:

IC monitors switch status continuously.

Refer to the "[Basic Operation 1] Detection of switch status change (Continuous Monitoring)" section for additional details. Intermittent Monitoring at the Same Time:

IC monitors switch status per power supply system at the same time.

Refer to the "[Extension Function1: Intermittent Monitoring at the Same Time (with Current Slope)]" section for additional details.

Sequential Monitoring by Power Supply System:

IC monitors switch status per switch by turns on power supply system.

Refer to the "[Extension Function 2: Sequential Monitoring by Power Supply System]" section for additional details.

IC monitors switch status per switch by turns.

Refer to the "[Extension Function 3: Sequential Monitoring of All Switch Pins]" section for additional details.

If both sequential and continuous monitoring are enabled at the same time, continuous monitoring will be the one implemented.

If both sequential monitoring by power supply system and sequential monitoring of all switch pins are enabled at the same time, sequential monitoring of all switch pins will be the one implemented.

| | | | Та | ble 2 | 9. No | rmal | Mode | e Sett | ing C | omm | and | | | | | | | |
|---|-------|--------|-------|-------|---|---|---|----------------------------|---|---|---|----------------------------|---|----------------|--------|-------|-------|--------|
| Command | | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Normal Mode Setting | FMR | 0 | 1 | W/R | 0 | 1 | 0 | 1 | 1 | FSQ | FSQB | FSQA | FSQZ | FITB3 | FITB2 | FITB1 | FITB0 | |
| | | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | FITA3 | FITA2 | FITA1 | FITA0 | FITZ3 | FITZ2 | FITZ1 | FITZ0 | SWV1 | SVW0 | х | х | х | х | х | х | |
| | | | | | | | | | Setting | g Data | | | | | | | | CRC |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| FSQ [Default: 0] FSQB [Default: 0] FSQA [Default: 0] FSQZ [Default: 0] | [Defa | | 0001 | | 0: I Sec 0: I Sec 0: [Sec 0: [| Disab quent Disab quent Disab quent Disab | ial M led ial M led ial M led led | onitor onitor onitor | 1: ing b 1: ing b 1: ing b 1: | Enab y Pov Enab y Pov Enab y Pov Enab | oled wer S oled wer S oled wer S oled | upply upply upply | ninals [,] Syst [,] Syst [,] Syst | em fo em fo | or INA | A Sys | tem | |
| FIT*[3:0] (*: B, A, Z) | [Defa | ult: 0 | 000] | | 000 001 010 011 100 | 0: Co 0: 5 0: 20 0: 40 0:10 | ontinu ms) ms | lous | Monit | oring | 00 01 01 10 |)01: 2)11: 1 01: 3 | 2.5 ms 0 ms 30 ms 0 ms 1 ms | - | | | | |

Strobe Time 00: 93.75 μs 01: 125 μs 10: 187.5 μs 11: 250 μs

W/R

Register Write/Read Setting0: Write1: Read ("Setting data" is disabled)

12. Sleep Mode Setting Command

This command allows the user to set the monitoring period and monitoring method of sleep mode.

The sleep mode is set by "Monitor Mode Transition Command".

The strobe time of sleep mode is the same as the normal mode.

About the monitoring period and monitoring method, refer to the "Normal Mode Setting Command" discussed in section 11 below.

The monitoring period of the sleep mode and strobe time setting have some restrictions as follows.

 \cdot 1ms monitoring period with sequential monitoring by power supply system is prohibited.

1ms monitoring period with sequential monitoring of all switch pins is prohibited.

· At 2.5 ms monitoring period setting with sequential monitoring by power supply system, only 93.75 μs and 125 μs strobe time are allowed. Other strobe time settings are prohibited.

• At 2.5 ms monitoring period setting and sequential monitoring of all switch pins, only 93.75 μs and 125 μs strobe time are allowed. Other strobe time settings are prohibited.

| Command | | | | legister | | ss | | <u> </u> | | | | Settin | g Data | | | | |
|---|---------|---------|-------|---|---|--|---|--|--|--|----------------|---|---------------------------------|--------|-------|-------|--------|
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Sleep Mode Setting SM | IR 0 | 1 | W/R | 0 | 1 | 1 | 0 | 0 | SSQ | SSQB | SSQA | SSQZ | SITB3 | SITB2 | SITB1 | SITB0 | |
| | | | | | | | | Setting | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | SITA | 3 SITA2 | SITA1 | SITA0 | SITZ3 | SITZ2 | SITZ1 | SITZ0 | х | х | х | х | х | х | х | х | |
| | | | | | | | | Setting | g Data | | | | | | | | CRC |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| SSQ [Default: 0] SSQB [Default: 0] SSQA [Default: 0] SSQZ [Default: 0] SIT*[3:0] (*: B, A, Z) [De | efault: | 0111] | | 0: I Sec 0: I Sec 0: I Mot 000 001 010 011 100 101 | Disab quent Disab quent Disab quent Disab nitorin 00: Co 10: 5 00: 20 00: 40 00:10 10 to | led ial Mi led ial Mi led ial Mi led mg Pe ontinu ms 0 ms 0 ms 1111: | onitor onitor onitor eriod f uous | 1: ring b 1: ring b 1: for Sla Monit | Enat y Pov Enat y Pov Enat y Pov Enat eep M coring | wer S bled wer S bled wer S ble Mode 00 00 01 | upply upply | ⁷ Syst ⁷ Syst ⁷ Syst 2.5 m 0 ms 30 ms 0 ms | tem fo tem fo tem fo s | or INA | A Sys | tem | |
| W/R | | | | | gister Nrite | Write | e/Rea | ad Se 1: | • | d ("Se | etting | data" | is di | sable | d) | | |

Table 30. Sleep Mode Setting Command

13. Detection Edge Selection Command

This command allows the user to configure interrupt trigger of switches for the INTB pin.

The interrupt trigger can be set to only the falling edge^(Note 25) or both the rising and falling edges of the switch input voltage per power supply system.

If only the falling edge is selected, the INTB pin not changes by the rising edges of switch input voltage.

(Note 25) If the INZ current "Source Setting" is enabled, the falling edge of the switch input pin is seen when the external switch is turned on. If the INZ current "Sink Setting" is enabled, the falling edge is seen when the external switch is turned off.

| | | | Tabl | e 31. | Dete | ction | Edge | Sele | ection | Com | imano | b | | | | | | |
|---|---|----|------|-------|---------|--------|------|------|---------|---------|-------|--------|---------|--------|----|----|----|--------|
| Command | | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Detection Edge Selection | ISR | 0 | 1 | W/R | 0 | 1 | 1 | 0 | 1 | ISB | ISA | ISZ | х | х | х | х | х | |
| | | | | | | | | | Setting | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | | Setting | g Data | | | | | | | | CRC |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |
| ISB [Default: 1] ISA [Default: 1] ISZ [Default: 1] W/R | ISR 0 1 0 1 1 0 1 1S 1S | | | | | | | | | | | | | | | | | |
| | | | 0: V | Vrite | | | 1: | Read | ("Set | tting o | data" | is dis | ablec | d) | | | | |

14. Automatic Mode Transition Command

This command allows the user to configure the mode to automatically change from sleep mode to normal mode by a change in switch status.

If the automatic transition is enabled, the monitoring period and monitoring method are changed to normal mode settings when it detects a change in switch status on sleep.

Refer to the "[Basic Operation 4] Sleep Mode Operation Automatic Transition to Normal Mode" section for additional details on how sleep mode operations works for this IC.

| | | lable | e 32. i | Autor | natic | INIOGE | e Trar | ISITIO | 1 Con | nmar | a | | | | | |
|--|----|-------|------------------|----------------------------------|---|---|---|---|---|---|---|--|--|--|---|--|
| | | | R | egister | Addres | ss | | | | | | Settin | g Data | | | |
| | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 |
| MIR | 0 | 1 | W/R | 0 | 1 | 1 | 1 | 0 | MR_IER | х | х | х | х | х | х | х |
| | | | | | | | | Setting | g Data | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х |
| Register Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 MIR 0 1 W/R 0 1 1 1 0 MR_IER x | | | | | | | | | | | | | | | | |
| N | ИR | VIR 0 | 55 54 MIR 0 1 | All R 0 1 W/R 0 1 W/R 0 39 38 37 | Register 55 54 53 52 MR 0 1 W/R 0 | Register Addres 55 54 53 52 51 MR 0 1 W/R 0 1 | Register Address 55 54 53 52 51 50 MR 0 1 W/R 0 1 1 | Register Address 55 54 53 52 51 50 49 /IIR 0 1 W/R 0 1 1 1 39 38 37 36 35 34 33 | Register Address 55 54 53 52 51 50 49 48 /IIR 0 1 W/R 0 1 1 1 0 Setting 39 38 37 36 35 34 33 32 | Register Address 55 54 53 52 51 50 49 48 47 /IIR 0 1 W/R 0 1 1 1 0 MR_IER Setting Data 39 38 37 36 35 34 33 32 31 | Register Address 55 54 53 52 51 50 49 48 47 46 /IIR 0 1 W/R 0 1 1 1 0 MR_IER x Setting Data 39 38 37 36 35 34 33 32 31 30 | 55 54 53 52 51 50 49 48 47 46 45 MR 0 1 W/R 0 1 1 1 0 MR_LER x x Setting Data 39 38 37 36 35 34 33 32 31 30 29 | Register Address Settin 55 54 53 52 51 50 49 48 47 46 45 44 /IIR 0 1 W/R 0 1 1 1 0 MR_LER x x x Setting Data 39 38 37 36 35 34 33 32 31 30 29 28 | Register Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 /IIR 0 1 W/R 0 1 1 1 0 MR_LER x x x x Setting Data 39 38 37 36 35 34 33 32 31 30 29 28 27 | Register Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 /IIR 0 1 W/R 0 1 1 1 0 MR_IER x | Register Address Setting Data 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 /IIR 0 1 W/R 0 1 1 1 0 MR_IER x |

Table 32. Automatic Mode Transition Command

| х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
|----|----|----|----|----|----|----|---------|--------|----|----|----|----|----|---|---|--------|
| | | | | | | | Setting | g Data | | | | | | | | CRC |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |

1: Read ("Setting data" is disabled)

MR IER [Default: 1]

Automatic Mode Transition

Register Write/Read Setting

0: Disabled

0: Write

1: Enabled (Automatically mode transition, depend on the switch status changing)

W/R

15. Monitor Mode Transition Command This command allows the user to change the mode of operation between normal and sleep.

Refer to the "[Basic Operation 3] Sleep Mode Operation (Manual Transition)" section for additional details on how sleep mode operations works for this IC.

| | | | 100 | 10 00 | 10101 | | 1000 | TT CALL | | 00111 | nano | | | | | | | |
|-----------------------------|-----|----|-----|------------------|---------|--------|------|---------|--------|--------|------|----|---------|--------|----|----|----|---|
| Command | | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Monitor Mode Transition | MDR | 0 | 1 | W/R | 0 | 1 | 1 | 1 | 1 | MDC | х | х | х | х | х | х | х | |
| | | | | | | | | | Settin | g Data | | | | | | | | |
| | | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | | Settin | g Data | | | | | | | | C |
| | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 |
| | | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | С |
| MDC [Default: 0] | | | | nitorir Jorma | | | 1:3 | Sleep |) Moc | le | | | | | | | | |

Table 33. Monitor Mode Transition Command

W/R

1: Sleep Mode Register Write/Read Setting

0: Write 1: Read ("Setting data" is disabled)

16. Reset Command

This command allows the user to reset the registers to their initial settings. After the reset command has been sent, the physical interrupt pin goes to low (INTB="L").

| | | | | Table | - 07. | 11030 | 1 001 | iiiiiai | u | | | | | | | | |
|-----------------------------|------|----|----|---------|--------|-------|-------|---------|--------|----|----|---------|--------|----|----|----|--------|
| Command | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| Reset R | ST 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | х | х | х | х | х | х | х | х | |
| | | | | | | | | Setting | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
| | | | | | | | | Setting | g Data | | | | | | | | CRC |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |



17. TEST Command

This command is used to enter test mode, which is only possible when the TEST pin is "H". Short TEST pin to ground and don't enter to test mode.

| | | | | Table | e 35. | TEST | [Con | nman | d | | | | | | | | |
|-----------------------------|----|----|----|---------|--------|------|-------|--------|--------|------|------|---------|--------|------|------|------|--------|
| Command | | | R | egister | Addres | ss | | | | | | Setting | g Data | | | | |
| 0:"L", 1:"H", x: don't care | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | |
| TEST TSR | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | TSS7 | TSS6 | TSS5 | TSS4 | TSS3 | TSS2 | TSS1 | TSS0 | |
|] | | | | | | | | Settin | g Data | | | | | | | | |
| | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | |
|] | | | | | | | | Settin | g Data | | | | | | | | CRC |
| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 to 0 |
| | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | х | CRC |

18. Register Map

| | | Pogista | | | | | | | | | | | - | Tab | ole | 36 | 6. F | | | ter | | | | | | | | | | | | | | | | | | | | | | | |
|--|--------|------------------------------|-------------------|--------------|--------------|--------------|---------------|---------------|---------------|------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|------------------|------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|------------|
| Register Name | Symbol | Register Address 55:48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | | | ng Da 30 | | | | | | - | | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | CRC 7:0 |
| Null Command | IRC | 0x40 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | СВС |
| Interrupt Notification of Switch Change Setting Command [Default: Enabled] | IER | 0x41 | | | | | | | | IEB10 (def:1) | IEB9 (def:1) | IEB8 (def:1) | IEB7 (def:1) | IEB6 (def:1) | IEB5 (def:1) | IEB4 (def:1) | IEB3 (def:1) | IEB2 (def:1) | IEB1 (def:1) | IEB0 (def:1) | IEA9 (def:1) | IEA8 (def:1) | IEA7 (def:1) | IEA6 (def:1) | IEA5 (def:1) | IEA4 (def:1) | IEA3 (def:1) | IEA2 (def:1) | IEA1 (def:1) | IEA0 (def:1) | IEZ11 (def:1) | IEZ10 (def:1) | IEZ9 (def:1) | IEZ8 (def:1) | IEZ7 (def:1) | IEZ6 (def:1) | IEZ5 (def:1) | IEZ4 (def:1) | IEZ3 (def:1) | IEZ2 (def:1) | IEZ1 (def:1) | IEZ0 (def:1) | CRC |
| Comparator Operation Control Command [Default: Enabled] | CMR | 0x42 | | | | | | | | CMB10 (def:1) | CMB9 (def:1) | CMB8 (def:1) | CMB7 (def:1) | CMB6 (def:1) | CMB5 (def:1) | CMB4 (def:1) | CMB3 (def:1) | CMB2 (def:1) | CMB1 (def:1) | CMB0 (def:1) | CMA9 (def:1) | CMA8 (def:1) | CMA7 (def:1) | CMA6 (def:1) | CMA5 (def:1) | CMA4 (def:1) | CMA3 (def:1) | CMA2 (def:1) | CMA1 (def:1) | CMA0 (def:1) | CMZ11 (def:1) | CMZ10 (def:1) | CMZ9 (def:1) | CMZ8 (def:1) | CMZ7 (def:1) | CMZ6 (def:1) | CMZ5 (def:1) | CMZ4 (def:1) | CMZ3 (def:1) | CMZ2 (def:1) | CMZ1 (def:1) | CMZ0 (def:1) | СВС |
| Comparator Threshold Selection Command [Default: 3.0 V] | CTR | 0x43 | CTB (def:0) | CTA (def:0) | CTZ (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| INZ Current Source/Sink Selection Command [Default: Source] | PUDR | 0x44 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PUD11 (def:0) | PUD10 (def:0) | PUD9 (def:0) | PUD8 (def:0) | PUD7 (def:0) | PUD6 (def:0) | PUD5 (def:0) | PUD4 (def:0) | PUD3 (def:0) | PUD2 (def:0) | PUD1 (def:0) | PUD0 (def:0) | CRC |
| Current Source Activation Command [Default: OFF (Disabled)] | CER | 0x45 | CEB (def:0) | CEA (def:0) | CEZ (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | СВС |
| Holding Current / Wetting Current Level Selection Command (LSB) [Default: Wetting current=1 mA (Holding current)] | LCR | 0x46 | CRH1 (def:0) | CRH0 (def:0) | | | | | | LCB10 (def:1) | LCB9 (def:1) | LCB8 (def:1) | LCB7 (def:1) | LCB6 (def:1) | LCB5 (def:1) | LCB4 (def:1) | LCB3 (def:1) | LCB2 (def:1) | LCB1 (def:1) | LCB0 (def:1) | LCA9 (def:1) | LCA8 (def:1) | LCA7 (def:1) | LCA6 (def:1) | LCA5 (def:1) | LCA4 (def:1) | LCA3 (def:1) | LCA2 (def:1) | LCA1 (def:1) | LCA0 (def:1) | LCZ11 (def:1) | LCZ10 (def:1) | LCZ9 (def:1) | LCZ8 (def:1) | LCZ7 (def:1) | LCZ6 (def:1) | LCZ5 (def:1) | LCZ4 (def:1) | LCZ3 (def:1) | LCZ2 (def:1) | LCZ1 (def:1) | LCZ0 (def:1) | CRC |
| Holding Current / Wetting Current Level Selection Command (MSB) [Default: Wetting current =1 mA (Holding current)] | MCR | 0x47 | | | | | | | | MCB10 (def:0) | MCB9 (def:0) | MCB8 (def:0) | MCB7 (def:0) | MCB6 (def:0) | MCB5 (def:0) | MCB4 (def:0) | MCB3 (def:0) | MCB2 (def:0) | MCB1 (def:0) | MCB0 (def:0) | MCA9 (def:0) | MCA8 (def:0) | MCA7 (def:0) | MCA6 (def:0) | MCA5 (def:0) | MCA4 (def:0) | MCA3 (def:0) | MCA2 (def:0) | MCA1 (def:0) | MCA0 (def:0) | MCZ11 (def:0) | MCZ10 (def:0) | MCZ9 (def:0) | MCZ8 (def:0) | MCZ7 (def:0) | MCZ6 (def:0) | MCZ5 (def:0) | MCZ4 (def:0) | MCZ3 (def:0) | MCZ2 (def:0) | MCZ1 (def:0) | MCZ0 (def:0) | CRC |
| Wetting Current Operation Control Command [Default: Disabled] | WTR | 0x48 | | | | | | | | WTB10 (def:0) | WTB9 (def:0) | WTB8 (def:0) | WTB7 (def:0) | WTB6 (def:0) | WTB5 (def:0) | WTB4 (def:0) | WTB3 (def:0) | WTB2 (def:0) | WTB1 (def:0) | WTB0 (def:0) | WTA9 (def:0) | WTA8 (def:0) | WTA7 (def:0) | WTA6 (def:0) | WTA5 (def:0) | WTA4 (def:0) | WTA3 (def:0) | WTA2 (def:0) | WTA1 (def:0) | WTA0 (def:0) | WTZ11 (def:0) | WTZ10 (def:0) | WTZ9 (def:0) | WTZ8 (def:0) | WTZ7 (def:0) | WTZ6 (def:0) | WTZ5 (def:0) | WTZ4 (def:0) | WTZ3 (def:0) | WTZ2 (def:0) | WTZ1 (def:0) | WTZ0 (def:0) | CRC |
| n-Times Matched Filter Activation Control Command [Default: Disabled] | DFR | 0x49 | DFB3 (def:0) | DFB2 (def:0) | DFB1 (def:0) | DFB0 (def:0) | DFA3 (def:0) | DFA2 (def:0) | DFA1 (def:0) | DFA0 (def:0) | DFZ3 (def:0) | DFZ2 (def:0) | DFZ1 (def:0) | DFZ0 (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| DOUT Setting Command [Default: Disabled] | DOT | 0x4A | CSL5 (def:0) | CSL4 (def:0) | CSL3 (def:0) | CSL2 (def:0) | CSL1 (def:0) | CSL0 (def:0) | | | FSL (def:0) | | | | POL (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Normal Mode Setting Command [Default: Full-time monitor,Strobe time:125 us,Sequential monitor is disabled] | FMR | 0x4B | FSQ (def:0) | FSQB (def:0) | FSQA (def:0) | FSQZ (def:0) | FITB3 (def:0) | FITB2 (def:0) | FITB1 (def:0) | FITB0 (def:0) | FITA3 (def:0) | FITA2 (def:0) | FITA1 (def:0) | FITA0 (def:0) | FITZ3 (def:0) | FITZ2 (def:0) | FITZ1 (def:0) | FITZ0 (def:0) | SVW1 (def:0) | SVW0 (def:1) | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Sleep Mode Setting Command [Default: Monitor period:50 ms,Sequential monitor is disabled] | SMR | 0x4C | SSQ (def:0) | SSQB (def:0) | SSQA (def:0) | SSQZ (def:0) | SITB3 (def:0) | SITB2 (def:1) | SITB1 (def:1) | SITB0 (def:1) | SITA3 (def:0) | SITA2 (def:1) | SITA1 (def:1) | SITA0 (def:1) | SITZ3 (def:0) | SITZ2 (def:1) | SITZ1 (def:1) | SITZ0 (def:1) | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Detection Edge Selection Command [Default: Both edges] | ISR | 0x4D | ISB (def:1) | ISA (def:1) | ISZ (def:1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | СВС |
| Automatic Mode Transition Command [Default: Automatic transition is enabled] | MIR | 0x4E | MR_IER (def:1) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | СВС |
| Monitor Mode Ttransition Command [Default: Normal mode] | MDR | 0x4F | MDC (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |

| | | Register | | | | | | | | | | | | | la | ole | e 3 | 7. | R | | |) (2 | | Setti | - | | | | | | | | | | | | | | | | | CDC |
|--|--------|------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-----|----|----|----|----|-----|-----|----|-----|--|--|------|--|-------|---|----|----|----|----|----|----|----|------|-----|----|----|----|----|----|----|---|------------|
| Register Name | Symbol | Address 55:48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 0 3 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 3 3 | | | | | 25 2 | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 7 16 | 6 1 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | CRC 7:0 |
| Reset Command | RST | 0x5F | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Interrupt Notification of Switch Change Setting Command Read | RIER | 0x61 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Comparator Operation Control Command Read | RCMR | 0x62 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Comparator Threshold Selection Command Read | RCTR | 0x63 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| INZ Current Source/Sink Selection Command Read | RPUDR | 0x64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Current Source Activation Command Read | RCER | 0x65 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Holding Current / Wetting Current Level Selection Command (LSB) Read | RLCR | 0x66 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Holding Current / Wetting Current Level Selection Command (MSB) Read | RMCR | 0x67 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Wetting Current Operation Control Command Read | RWTR | 0x68 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| n-Times Matched Filter Activation Control Command Read | RDFR | 0x69 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| DOUT Setting Command Read | RDOT | 0x6A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Normal Mode Setting Command Read | RFMR | 0x6B | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Sleep Mode Setting Command Read | RSMR | 0x6C | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Detection Edge Selection Command Read | RISR | 0x6D | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Automatic Mode Transition Command Read | RMIR | 0x6E | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| Monitor Mode Ttransition Command Read | RMDR | 0x6F | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |
| TEST Command [Default: Disabled] | TSR | 0x79 | TSS7 (def:0) | TSS6 (def:0) | TSS5 (def:0) | TSS4 (def:0) | TSS3 (def:0) | TSS2 (def:0) | TSS1 (def:0) | TSS0 (def:0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CRC |

Table 37. Register Map (2/2)

| | | | | | | | | | | | 1a | | 30 | 5. | Re | gis | ste | r N | iap | 5 (; | | BI ad Da | | | jnn | ne | 11) | | | | | | | | | | | | | | | | CRC |
|--|--------|----------------------|--------------|--------------|--------------|--------------|---------------|---------------|---------------|------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|------------------|------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-----|
| Register Name | Symbol | - 55:48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | | | | | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | | 7:0 |
| Interrupt Notification of Switch Change Setting Command Read | RIER | "1 00", Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IEB10 (def:1) | IEB9 (def:1) | IEB8 (def:1) | IEB7 (def:1) | IEB6 (def:1) | IEB5 (def:1) | IEB4 (def:1) | IEB3 (def:1) | IEB2 (def:1) | IEB1 (def:1) | IEB0 (def:1) | IEA9 (def:1) | IEA8 (def:1) | IEA7 (def:1) | IEA6 (def:1) | IEA5 (def:1) | IEA4 (def:1) | IEA3 (def:1) | IEA2 (def:1) | IEA1 (def:1) | IEA0 (def:1) | IEZ11 (def:1) | IEZ10 (def:1) | IEZ9 (def:1) | IEZ8 (def:1) | IEZ7 (def:1) | IEZ6 (def:1) | IEZ5 (def:1) | IEZ4 (def:1) | IEZ3 (def:1) | IEZ2 (def:1) | IEZ1 (def:1) | IEZ0 (def:1) | CRC |
| Comparator Operation Control Command Read | RCMR | *100", Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CMB10 (def:1) | CMB9 (def:1) | CMB8 (def:1) | CMB7 (def:1) | CMB6 (def:1) | CMB5 (def:1) | CMB4 (def:1) | CMB3 (def:1) | CMB2 (def:1) | CMB1 (def:1) | CMB0 (def:1) | CMA9 (def:1) | CMA8 (def:1) | CMA7 (def:1) | CMA6 (def:1) | CMA5 (def:1) | CMA4 (def:1) | CMA3 (def:1) | CMA2 (def:1) | CMA1 (def:1) | CMA0 (def:1) | CMZ11 (def:1) | CMZ10 (def:1) | CMZ9 (def:1) | CMZ8 (def:1) | CMZ7 (def:1) | CMZ6 (def:1) | CMZ5 (def:1) | CMZ4 (def:1) | CMZ3 (def:1) | CMZ2 (def:1) | CMZ1 (def:1) | CMZ0 (def:1) | CRC |
| Comparator Threshold Selection Command Read | RCTR | *100", Interrupt | CTB (def:0) | CTA (def:0) | CTZ (def:0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| INZ Current Source/Sink Selection Command Read | RPUDR | "100", Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PUD11 (def:0) | PUD10 (def:0) | PUD9 (def:0) | PUD8 (def:0) | PUD7 (def:0) | PUD6 (def:0) | PUD5 (def:0) | PUD4 (def:0) | PUD3 (def:0) | PUD2 (def:0) | PUD1 (def:0) | PUD0 (def:0) | CRC |
| Wetting Current Operation Control Command Read | RCER | "100", Interrupt | CEB (def:0) | CEA (def:0) | CEZ (def:0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Holding Current / Wetting Current Level Selection Command (LSB) Read | RLCR | *1 00°, Interrupt | CRH1 (def:0) | CRH0 (def:0) | 0 | 0 | 0 | 0 | 0 | LCB10 (def:1) | LCB9 (def:1) | LCB8 (def:1) | LCB7 (def:1) | LCB6 (def:1) | LCB5 (def:1) | LCB4 (def:1) | LCB3 (def:1) | LCB2 (def:1) | LCB1 (def:1) | LCB0 (def:1) | LCA9 (def:1) | LCA8 (def:1) | LCA7 (def:1) | LCA6 (def:1) | LCA5 (def:1) | LCA4 (def:1) | LCA3 (def:1) | LCA2 (def:1) | LCA1 (def:1) | LCA0 (def:1) | LCZ11 (def:1) | LCZ10 (def:1) | LCZ9 (def:1) | LCZ8 (def:1) | LCZ7 (def:1) | LCZ6 (def:1) | LCZ5 (def:1) | LCZ4 (def:1) | LCZ3 (def:1) | LCZ2 (def:1) | LCZ1 (def:1) | LCZ0 (def:1) | CRC |
| Holding Current / Wetting Current Level Selection Command (MSB) Read | RMCR | "100", Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MCB10 (def:0) | MCB9 (def:0) | MCB8 (def:0) | MCB7 (def:0) | MCB6 (def:0) | MCB5 (def:0) | MCB4 (def:0) | MCB3 (def:0) | MCB2 (def:0) | MCB1 (def:0) | MCB0 (def:0) | MCA9 (def:0) | MCA8 (def:0) | MCA7 (def:0) | MCA6 (def:0) | MCA5 (def:0) | MCA4 (def:0) | MCA3 (def:0) | MCA2 (def:0) | MCA1 (def:0) | MCA0 (def:0) | MCZ11 (def:0) | MCZ10 (def:0) | MCZ9 (def:0) | MCZ8 (def:0) | MCZ7 (def:0) | MCZ6 (def:0) | MCZ5 (def:0) | MCZ4 (def:0) | MCZ3 (def:0) | MCZ2 (def:0) | MCZ1 (def:0) | MCZ0 (def:0) | CRC |
| Wetting Current Operation Control Command Read | RWTR | *100", Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | WTB10 (def:0) | WTB9 (def:0) | WTB8 (def:0) | WTB7 (def:0) | WTB6 (def:0) | WTB5 (def:0) | WTB4 (def:0) | WTB3 (def:0) | WTB2 (def:0) | WTB1 (def:0) | WTB0 (def:0) | WTA9 (def:0) | WTA8 (def:0) | WTA7 (def:0) | WTA6 (def:0) | WTA5 (def:0) | WTA4 (def:0) | WTA3 (def:0) | WTA2 (def:0) | WTA1 (def:0) | WTA0 (def:0) | WTZ11 (def:0) | WTZ10 (def:0) | WTZ9 (def:0) | WTZ8 (def:0) | WTZ7 (def:0) | WTZ6 (def:0) | WTZ5 (def:0) | WTZ4 (def:0) | WTZ3 (def:0) | WTZ2 (def:0) | WTZ1 (def:0) | WTZ0 (def:0) | CRC |
| n-Times Matched Filter Activation Control Command Read | RDFR | "100", Interrupt | DFB3 (def:0) | DFB2 (def:0) | DFB1 (def:0) | DFB0 (def:0) | DFA3 (def:0) | DFA2 (def:0) | DFA1 (def:0) | DFA0 (def:0) | DFZ3 (def:0) | DFZ2 (def:0) | DFZ1 (def:0) | DFZ0 (def:0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| DOUT Setting Command Read | RDOT | "100", Interrupt | CSL5 (def:0) | CSL4 (def:0) | CSL3 (def:0) | CSL2 (def:0) | CSL1 (def:0) | CSL0 (def:0) | 0 | 0 | FSL (def:0) | 0 | 0 | 0 | POL (def:0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Normal Mode Setting Command Read | RFMR | *100", Interrupt | FSQ (def:0) | FSQB (def:0) | FSQA (def:0) | FSQZ (def:0) | FITB3 (def:0) | FITB2 (def:0) | FITB1 (def:0) | FITB0 (def:0) | FITA3 (def:0) | FITA2 (def:0) | FITA1 (def:0) | FITA0 (def:0) | FITZ3 (def:0) | FITZ2 (def:0) | FITZ1 (def:0) | FITZ0 (def:0) | SVW1 (def:0) | SVW0 (def:1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Sleep Mode Setting Command Read | RSMR | *100", Interrupt | SSQ (def:0) | SSQB (def:0) | SSQA (def:0) | SSQZ (def:0) | SITB3 (def:0) | SITB2 (def:1) | SITB1 (def:1) | SITB0 (def:1) | SITA3 (def:0) | SITA2 (def:1) | SITA1 (def:1) | SITA0 (def:1) | SITZ3 (def:0) | SITZ2 (def:1) | SITZ1 (def:1) | SITZ0 (def:1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Detection Edge Selection Command Read | RISR | "100", Interrupt | ISB (def:1) | ISA (def:1) | ISZ (def:1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Automatic Mode Transition Command Read | RMIR | "100", Interrupt | MR_IER | (1:19) 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |
| Monitor Mode Ttransition Command Read | RMDR | "100", Interrupt | MDC (def:0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRC |

Typical Performance Curves

Unless otherwise specified, VPUA=VPUB=13 V, VDDI=5 V, VDDL=REF5. Series products (BD3380MUV-M/BD3381EKV-C) use the same data.




Figure 22. POR (Power on Reset) Activation Voltage vs Ambient Temperature





Figure 23. POR (Power on Reset) Deactivation Voltage vs Ambient Temperature



46/78




Figure 28. VDDI Operating Current vs Ambient Temperature (INTB="H", CSB="H")

Figure 29. VDDI Operating Current vs Supply Voltage (INTB="H", CSB="H")




Figure 30. REF5 Output Voltage vs Ambient Temperature




Figure 31. REF5 Output Voltage vs Supply Voltage




Figure 32. Source Current 1 vs Ambient Temperature (1 mA Setting, 0 V external supply)




Figure 33. Source Current 1 vs Supply Voltage (1 mA Setting, 0 V external supply)




Figure 34. Source Current 1 vs Ambient Temperature (1 mA Setting)




Figure 36. Sink Current 1 vs Ambient Temperature (1 mA Setting, 8 V external supply)

Figure 35. Source Current 1 vs Supply Voltage (1 mA Setting)




Figure 37. Sink Current 1 vs Supply Voltage (1 mA Setting, 8 V external supply)








Figure 40. Source Current 2 vs Ambient Temperature (3 mA Setting, 0 V external supply)


Figure 41. Source Current 2 vs Supply Voltage (3 mA Setting, 0 V external supply)




















Figure 72. Low to High Switch Detection Threshold Voltage vs Ambient Temperature (3.0 V Setting)

Figure 73. Low to High Switch Detection Threshold Voltage vs Supply Voltage (3.0 V Setting)




Figure 74. High to Low Switch Detection Threshold Voltage vs Ambient Temperature (3.0 V Setting)




Figure 75. High to Low Switch Detection Threshold Voltage vs Supply Voltage (3.0 V Setting)




Figure 76. Low to High Switch Detection Threshold Voltage vs Ambient Temperature (4.0 V Setting)




Figure 77. Low to High Switch Detection Threshold Voltage vs Supply Voltage (4.0 V Setting)




Figure 78. High to Low Switch Detection Threshold Voltage vs Ambient Temperature (4.0 V Setting)




Figure 80. Serial Interface Threshold Voltage vs Ambient Temperature




Figure 79. High to Low Switch Detection Threshold Voltage vs Supply Voltage (4.0 V Setting)




Figure 81. Serial Interface Threshold Voltage vs Supply Voltage




Figure 82. CSB Input Current vs Ambient Temperature (CSB=VDDI)




Figure 84. CSB Pull-up Current vs Ambient Temperature (CSB=0 V)






Figure 83. CSB Input Current vs Supply Voltage (CSB=VDDI)








Figure 86. SI, SCLK Pull-down Resistor vs Ambient Temperature




Figure 88. SI, SCLK Input Current vs Ambient Temperature (SI, SCLK=0 V)




Figure 87. SI, SCLK Pull-down Resistor vs Supply Voltage




Figure 89. SI, SCLK Input Current vs Supply Voltage (SI, SCLK=0 V)




Figure 90. SO "H" Level Output Voltage vs Ambient Temperature (I_{SOURCE}=200 $\mu\text{A})$




Figure 92. SO "L" Level Output Voltage vs Ambient Temperature (I_{SINK} =1.6 mA)




Figure 91. SO "H" Level Output Voltage vs Supply Voltage $(I_{\text{SOURCE}}{=}200~\mu\text{A})$




Figure 93. SO "L" Level Output Voltage vs Supply Voltage (I_{SINK} =1.6 mA)




Figure 94. SO (Set to "Hi-Z") Input Current vs Ambient Temperature




Figure 96. DOUT "H" Level Output Voltage vs Ambient Temperature (I_{SOURCE}=200 $\mu A)$




Figure 95. SO (Set to "Hi-Z") Input Current vs Supply Voltage




Figure 97. DOUT "H" Level Output Voltage vs Supply Voltage (I_{SOURCE}=200 $\mu A)$




Figure 98. DOUT "L" Level Output Voltage vs Ambient Temperature (I_{SINK} =1.6 mA)




Figure 100. INTB Internal Pull-up Current vs Ambient Temperature




Figure 99. DOUT "L" Level Output Voltage vs Supply Voltage (I_{SINK}=1.6 mA)




Figure 101. INTB Internal Pull-up Current vs Supply Voltage

5.5




Figure 102. INTB "H" Level Output Voltage vs Ambient Temperature Characteristic (INTB=OPEN)






Figure 104. INTB "L" Level Output Voltage vs Ambient Temperature (I_{SINK} =1.0 mA)

Figure 103. INTB "H" Level Output Voltage vs Supply Voltage (INTB=OPEN)








Figure 106. Switch Strobe Time vs Ambient Temperature $(93.75 \ \mu s \ Setting)$




Figure 107. Switch Strobe Time vs Supply Voltage (93.75 µs Setting)




Figure 108. Switch Strobe Time vs Ambient Temperature $(125 \ \mu s \ Setting)$




Figure 109. Switch Strobe Time vs Supply Voltage $(125 \ \mu s \ Setting)$




Figure 110. Switch Strobe Time vs Ambient Temperature (187.5 µs Setting)




Figure 112. Switch Strobe Time vs Ambient Temperature (250 μs Setting)




Figure 111. Switch Strobe Time vs Supply Voltage (187.5 µs Setting)





Figure 113. Switch Strobe Time vs Supply Voltage (250 µs Setting)






Figure 117. Source/Sink Current Fall Time vs Supply Voltage (FSQ="0", FSQZ/A/B="0", 10 mA Setting, Load Resistance=100 Ω)

Application Examples

1. Example of Application Circuit and its External Components




Figure 118. Example of Application Circuit and its External Components

·Capacitor (C34, C35, C36) at Power Supply Pins (VPUA, VPUB, VDDI)

Insert a 0.1 µF capacitor between each power supply pin (VPUA, VPUB, and VDDI) and ground. Make sure to design the external components with sufficient margin for the intended application. It is recommended to use capacitors with excellent voltage and temperature characteristics.

·Capacitor (C33) at REF5

In order to prevent oscillation, a capacitor needs to be placed between the REF5 output pin and ground. It is recommended to use a capacitor (electrolytic, tantalum, or ceramic of at least 4.7 μ F). Make sure that capacitance of 4.7 μ F or higher is maintained at the intended operating supply voltage and temperature range. Temperature change can cause fluctuation in capacitance, which may lead to oscillation. If a ceramic capacitor is chosen, it is recommended to use X5R, X7R, or any others with better temperature and DC biasing characteristics and higher voltage tolerance.

Capacitor (C0 to C32) at Switch Pin (INZ, INA, INB)

It is recommended to use at least 0.1 μ F capacitors as protection against ESD. Make sure to design the external circuit with sufficient margin for the intended application. Use capacitors with application specific voltage and temperature characteristics.

•Resistor (R0 to R32) at Switch Pin (INZ, INA, INB)

Choose the appropriate resistor to reduce EMI noise. Design the circuit so the pin voltage does not fall below the threshold voltage defined by ground float of [Load Resistance] x [Wetting Current] (when wetting current is set to source) or voltage drop (when wetting current is set to sink) may occur.

Application Examples - continued

2. Example of Parallel Connection Circuit





Figure 119. Example of Parallel Connection Circuit

·Parallel Connection Prepare CSB pins respectively.

I / O Equivalence Circuit



I / O Equivalence Circuit - continued

| Туре | Equivalence circuit |
|------|---------------------|
| 1 | VDDL |

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Except for pins the output and the input of which were designed to go below ground, ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes - continued

11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 120. Example of monolithic IC structure


12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


13. Over Current Protection Circuit (OCP)


This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

Ordering Information



Marking Diagrams





Revision History

| | Date | Revision | Changes | |
|---|-------------|----------|--------------|--|
| ĺ | 09.Aug.2018 | 001 | New release. | |

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

| JAPAN | USA | EU | CHINA |
|--------|---------|------------|---------|
| CLASSI | CLASSⅢ | CLASS II b | CLASSⅢ |
| CLASSⅣ | ULASSII | CLASSⅢ | CLASSII |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.