

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

DATASHEET

Low Voltage PLL Clock Driver

The MPC9350 is a 2.5 V and 3.3 V compatible, PLL-based clock generator targeted for high performance clock distribution systems. With output frequencies of up to 200 MHz and maximum output skews of 150 ps, the MPC9350 is ideal for the most demanding clock tree designs. The device offers 9 low skew clock outputs, with each one configurable to support the clocking needs of the various high-performance microprocessors, including the PowerQUICC II integrated communication microprocessor. The extended temperature range of the MPC9350 supports telecommunication and networking requirements. The device employs a fully differential PLL design to minimize cycle-to-cycle and long-term jitter.

Features

- 9 Output LVCMOS PLL Clock Generator
- 25 200 MHz Output Frequency Range
- 2.5 V and 3.3 V Compatible
- Compatible to Various Microprocessors Such as PowerQuicc II
- Supports Networking, Telecommunications and Computer Applications
- Fully Integrated PLL
- Configurable Outputs: Divide-by-2, 4 and 8 of VCO Frequency
- Selectable Output to Input Frequency Ratio of 8:1, 4:1, 2:1 or 1:1
- Oscillator or Crystal Reference Inputs
- Internal PLL Feedback
- **Output Disable**
- PLL Enable/Disable
- Low Skew Characteristics: Maximum 150 ps Output-to-Output
- 32-Lead LQFP Package, Pb-Free
- Temperature Range –40°C to +85°C

Functional Description

The MPC9350 generates high frequency clock signals and provides nine exact frequency-multiplied copies of the reference clock signal. The internal PLL allows the MPC9350 to operate in frequency locked condition and to multiply the input reference clock. The reference clock frequency and the divider in the internal feedback path determine the VCO frequency. Two selectable PLL feedback frequency ratios are available on the MPC9350 to provide input frequency range flexibility. The FBSEL pin selects between divide-by-16 or divide-by-32 of the VCO frequency for PLL feedback. This feedback divider must be selected to match the VCO frequency range. With the available feedback output dividers, the internal VCO of the MPC9350 is running at either 16x or 32x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is either one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 16:1, 8:1, 4:1 and 2:1. The REF SEL pin selects the crystal oscillator input or the LVCMOS compatible reference input (TCLK). TCLK also provides an external test clock in static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the selected input reference clock is routed directly to the output dividers without using the PLL. The test mode is intended for system diagnostics, test and debug purposes. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting the \overline{OE} pin (logic high state). In PLL mode, deasserting \overline{OE} maintains PLL lock due to the internal feedback path. The MPC9350 is fully 2.5 V and 3.3 V compatible and requires no external loop filter components. The on-chip crystal oscillator requires no external components beyond a series resonant crystal. All inputs except the crystal oscillator interface accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9350 outputs can drive one or two traces giving the device an effective fanout of 1:18. The device is packaged in a 7x7 mm² 32-lead LQFP package.

MPC9350

LOW VOLTAGE 3.3 V AND 2.5 V PLL **CLOCK GENERATOR**



AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE **CASE 873A-03**






Figure 1. MPC9350 Logic Diagram




Figure 2. Pinout: 32-Lead Package Pinout (Top View)



Table 1. Pin Description

| Number | Name | Туре | Description |
|------------------|--------|-----------------|---|
| XTAL1, XTAL2 | Input | Analog | Crystal oscillator terminals |
| TCLK | Input | LVCMOS | Single ended reference clock signal or test clock |
| FBSEL | Input | LVCMOS | Selects feedback divider ratio |
| REF_SEL | Input | LVCMOS | Selects input reference source |
| FSELA | Input | LVCMOS | Output A divider selection |
| FSELB | Input | LVCMOS | Output B divider selection |
| FSELC | Input | LVCMOS | Outputs C divider selection |
| FSELD | Input | LVCMOS | Outputs D divider selection |
| OE | Input | LVCMOS | Output enable/disable |
| QA | Output | LVCMOS | Bank A clock output |
| QB | Output | LVCMOS | Bank B clock output |
| QC0, QC1 | Output | LVCMOS | Bank C clock outputs |
| QD0 – QD4 | Output | LVCMOS | Bank D clock outputs |
| GND | Supply | Ground | Negative power supply |
| V _{CCA} | Supply | V _{CC} | Positive power supply for the PLL |
| V _{CC} | Supply | V _{CC} | Positive power supply for I/O and core |

Table 2. Function Table

| Control | Default | 0 | 1 |
|---------|---------|--|---|
| REF_SEL | 0 | Selects XTAL | Selects TCLK |
| PLL_EN | 1 | Test mode with PLL disabled. The input clock is directly routed to the output dividers | PLL enabled. The VCO output is routed to the output dividers |
| FBSEL | 0 | Selects feedback divider ÷ 32 VCO = 32 * Input reference clock | Selects feedback divider ÷ 16 VCO = 16 * Input reference clock |
| ŌĒ | 0 | Outputs enabled | Outputs disabled |
| FSELA | 0 | QA = VCO ÷ 2 | QA = VCO ÷ 4 |
| FSELB | 0 | QB = VCO ÷ 4 | QB = VCO ÷ 8 |
| FSELC | 0 | QC = VCO ÷ 4 | QC = VCO ÷ 8 |
| FSELD | 0 | QD = VCO ÷ 4 | QD = VCO ÷ 8 |

Table 3. Absolute Maximum Ratings⁽¹⁾

| Symbol | Characteristics | Min | Max | Unit |
|------------------|---------------------|------|----------------------|------|
| V _{CC} | Supply Voltage | -0.3 | 4.6 | V |
| V _{IN} | DC Input Voltage | -0.3 | V _{CC} +0.3 | V |
| V _{OUT} | DC Output Voltage | -0.3 | V _{CC} +0.3 | V |
| I _{IN} | DC Input Current | | ±20 | mA |
| I _{OUT} | DC Output Current | | ±50 | mA |
| T _S | Storage temperature | -40 | 125 | °C |

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated
conditions is not implied.



Table 4. DC Characteristics (V $_{CC}$ = 3.3 V \pm 5%, T_A = -40° to 85°C)

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|------------------|----------------------------------|------|--------------------|-----------------------|------|--|
| V _{IH} | Input high voltage | 2.0 | | V _{CC} + 0.3 | V | LVCMOS |
| V _{IL} | Input low voltage | -0.3 | | 0.8 | V | LVCMOS |
| V _{OH} | Output High Voltage | 2.4 | | | V | $I_{OH} = -24 \text{ mA}^{(1)}$ |
| V _{OL} | Output Low Voltage | | | 0.55 0.30 | V | I _{OL} = 24 mA I _{OL} = 12 mA |
| I _{IN} | Input Current | | | 200 | μА | $V_{IN} = 0 \text{ V or } V_{IN} = V_{CC}$ |
| Z _{OUT} | Output impedance | | 14 – 17 | | Ω | |
| C _{IN} | Input capacitance | | 4.0 | | pF | |
| C _{PD} | Power Dissipation Capacitance | | 10 | | pF | Per Output |
| I _{CCA} | Maximum PLL Supply Current | | | 10 | mA | V _{CCA} Pin |
| I _{CC} | Maximum Quiescent Supply Current | | | 1.0 | mA | All V _{CC} Pins |
| V _{TT} | Output termination voltage | | V _{CC} ÷2 | | V | |

^{1.} The MPC9350 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

Table 5. Characteristics (V $_{CC}$ = 3.3 V \pm 5% or V $_{CC}$ = 2.5 V \pm 5%, T $_{A}$ = -40° to 85°C) $^{\text{(1)}}$

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|---------------------------------|---|-------------------|--|-------------------|--------------------------|--------------------------------------|
| f _{ref} | Input Frequency ÷ 16 feedback ÷ 32 feedback Static Test Mode | 12.5 6.25 0 | | 25 12.5 300 | MHz MHz MHz | FBSEL = 1 FBSEL = 0 PLL_EN = 0 |
| f _{XTAL} | Crystal Oscillator Frequency | 10 | | 25 | MHz | XTAL inputs |
| f _{VCO} | VCO Frequency | 200 | | 400 | MHz | PLL_EN = 1 |
| f _{MAX} | Maximum Output Frequency ÷ 2 output ÷ 4 output ÷ 8 output | 100 50 25 | | 200 100 50 | MHz MHz MHz | |
| f _{refDC} | Reference Input Duty Cycle | 25 | | 75 | % | |
| t _r , t _f | TLCK Input Rise/Fall Time $V_{CC} = 2.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ | | | 1.0 1.0 | ns ns | 0.7 V to 1.7 V 0.8 V to 2.0 V |
| t _{sk(o)} | Output-to-output Skew | | 45 | 150 | ps | |
| t _{PW} | Output Duty Cycle | 45 | 50 | 55 | ps | T=Clock period |
| t _r , t _f | Output Rise/Fall Time | 0.1 | 0.5 | 1.0 | ns | see Figure 10 |
| t _{PLZ, HZ} | Output Disable Time | | | 10 | ns | |
| t _{PZL, LZ} | Output Enable Time | | | 10 | ns | |
| BW | PLL closed loop bandwidth $ \begin{array}{l} \div \ 16 \ \text{feedback} \ (\text{V}_{\text{CC}} = 3.3 \ \text{V}) \\ \div \ 16 \ \text{feedback} \ (\text{V}_{\text{CC}} = 2.5 \ \text{V}) \\ \div \ 32 \ \text{feedback} \ (\text{V}_{\text{CC}} = 3.3 \ \text{V}) \\ \div \ 32 \ \text{feedback} \ (\text{V}_{\text{CC}} = 2.5 \ \text{V}) \end{array} $ | | 2.0 - 8.0 1.0 - 4.0 1.5 - 3.5 0.7 - 2.0 | | MHz MHz MHz MHz | |
| t _{JIT(CC)} | Cycle-to-cycle jitter single frequency multiple frequencies | | 30 100 | 200 300 | ps ps | |
| t _{JIT(PER)} | Period Jitter ÷ 16 feedback ÷ 32 feedback | | 30 80 | 150 200 | ps ps | |
| t _{LOCK} | Maximum PLL Lock Time | | | 1 | ms | |
| t _{JIT(∅)} | I/O Phase Jitter (RMS) | | 5 – 20 | | ps | RMS value |

^{1.} AC characteristics apply for parallel output termination of 50Ω to $V_{TT}.$



Table 6. DC Characteristics (V $_{CC}$ = 2.5 V \pm 5%, T_A = -40° to 85°C)

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|------------------|----------------------------------|------|--------------------|-----------------------|------|--|
| V _{IH} | Input high voltage | 1.7 | | V _{CC} + 0.3 | V | LVCMOS |
| V _{IL} | Input low voltage | -0.3 | | 0.7 | V | LVCMOS |
| V _{OH} | Output High Voltage | 1.8 | | | V | $I_{OH} = -15 \text{ mA}^{(1)}$ |
| V_{OL} | Output Low Voltage | | | 0.6 | V | I _{OL} = 15 mA |
| Z _{OUT} | Output impedance | | 17 – 20 | | Ω | |
| I _{IN} | Input Current | | | 200 | μА | V _{IN} = 0 V or V _{IN} = V _{CC} |
| C _{IN} | Input capacitance | | 4.0 | | pF | |
| C _{PD} | Power Dissipation Capacitance | | 10 | | pF | Per Output |
| I _{CCA} | Maximum PLL Supply Current | | | 10 | mA | V _{CCA} Pin |
| I _{CC} | Maximum Quiescent Supply Current | | | 1.0 | mA | All V _{CC} Pins |
| V _{TT} | Output termination voltage | | V _{CC} ÷2 | | V | |

^{1.} The MPC9350 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines per output.



APPLICATIONS INFORMATION

Programming the MPC9350

The MPC9350 clock driver outputs can be configured into several divider modes. In addition, the internal feedback of the device allows for flexibility in establishing two input to output frequency relationships. The output division settings establish the output frequency relationship. The output divider of the four output groups allows the user to configure the outputs into 1:1, 2:1, 4:1 and 4:2:1 frequency ratios. The use of even dividers ensures that the output duty cycle is always 50%. Table 7 and Table 8 illustrate the various output

configurations. The tables describe the outputs using the input clock frequency CLK as a reference.

In addition, it must be ensured that the VCO will be stable given the frequency of the outputs desired. The feedback frequency should be used to situate the VCO into a frequency range in which the PLL will be stable. The design of the PLL supports output frequencies from 25 MHz to 200 MHz while the VCO frequency range is specified from 200 MHz to 400 MHz and should not be exceeded for stable operation.

Table 7. Output Frequency Relationship⁽¹⁾ FBSEL = 0, (VC0 = 32 * CLK)

| | Inputs | | | | Out | puts | |
|-------|--------|-------|-------|----------|---------|----------|---------|
| FSELA | FSELB | FSELC | FSELD | QA | QB | QC0, QC1 | QD0-QD4 |
| 0 | 0 | 0 | 0 | 16 * CLK | 8 * CLK | 8 * CLK | 8 * CLK |
| 0 | 0 | 0 | 1 | 16 * CLK | 8 * CLK | 8 * CLK | 4 * CLK |
| 0 | 0 | 1 | 0 | 16 * CLK | 8 * CLK | 4 * CLK | 8 * CLK |
| 0 | 0 | 1 | 1 | 16 * CLK | 8 * CLK | 4 * CLK | 4 * CLK |
| 0 | 1 | 0 | 0 | 16 * CLK | 4 * CLK | 8 * CLK | 8 * CLK |
| 0 | 1 | 0 | 1 | 16 * CLK | 4 * CLK | 8 * CLK | 4 * CLK |
| 0 | 1 | 1 | 0 | 16 * CLK | 4 * CLK | 4 * CLK | 8 * CLK |
| 0 | 1 | 1 | 1 | 16 * CLK | 4 * CLK | 4 * CLK | 4 * CLK |
| 1 | 0 | 0 | 0 | 8 * CLK | 8 * CLK | 8 * CLK | 8 * CLK |
| 1 | 0 | 0 | 1 | 8 * CLK | 8 * CLK | 8 * CLK | 4 * CLK |
| 1 | 0 | 1 | 0 | 8 * CLK | 8 * CLK | 4 * CLK | 8 * CLK |
| 1 | 0 | 1 | 1 | 8 * CLK | 8 * CLK | 4 * CLK | 4 * CLK |
| 1 | 1 | 0 | 0 | 8 * CLK | 4 * CLK | 8 * CLK | 8 * CLK |
| 1 | 1 | 0 | 1 | 8 * CLK | 4 * CLK | 8 * CLK | 4 * CLK |
| 1 | 1 | 1 | 0 | 8 * CLK | 4 * CLK | 4 * CLK | 8 * CLK |
| 1 | 1 | 1 | 1 | 8 * CLK | 4 * CLK | 4 * CLK | 4 * CLK |

Output frequency relationship with respect to input reference frequency CLK. Consult the MPC9351 data sheet for more input to output relationships in external feedback mode.

Table 8. Output Frequency Relationship⁽¹⁾ FBSEL = 1, (VC0 = 16 * CLK)

| Inputs | | | | | Out | puts | |
|--------|-------|-------|-------|---------|---------|----------|---------|
| FSELA | FSELB | FSELC | FSELD | QA | QB | QC0, QC1 | QD0-QD4 |
| 0 | 0 | 0 | 0 | 8 * CLK | 4 * CLK | 4 * CLK | 4 * CLK |
| 0 | 0 | 0 | 1 | 8 * CLK | 4 * CLK | 4 * CLK | 2 * CLK |
| 0 | 0 | 1 | 0 | 8 * CLK | 4 * CLK | 2 * CLK | 4 * CLK |
| 0 | 0 | 1 | 1 | 8 * CLK | 4 * CLK | 2 * CLK | 2 * CLK |
| 0 | 1 | 0 | 0 | 8 * CLK | 2 * CLK | 4 * CLK | 4 * CLK |
| 0 | 1 | 0 | 1 | 8 * CLK | 2 * CLK | 4 * CLK | 2 * CLK |
| 0 | 1 | 1 | 0 | 8 * CLK | 2 * CLK | 2 * CLK | 4 * CLK |
| 0 | 1 | 1 | 1 | 8 * CLK | 2 * CLK | 2 * CLK | 2 * CLK |
| 1 | 0 | 0 | 0 | 4 * CLK | 4 * CLK | 4 * CLK | 4 * CLK |
| 1 | 0 | 0 | 1 | 4 * CLK | 4 * CLK | 4 * CLK | 2 * CLK |
| 1 | 0 | 1 | 0 | 4 * CLK | 4 * CLK | 2 * CLK | 4 * CLK |
| 1 | 0 | 1 | 1 | 4 * CLK | 4 * CLK | 2 * CLK | 2 * CLK |
| 1 | 1 | 0 | 0 | 4 * CLK | 2 * CLK | 4 * CLK | 4 * CLK |
| 1 | 1 | 0 | 1 | 4 * CLK | 2 * CLK | 4 * CLK | 2 * CLK |
| 1 | 1 | 1 | 0 | 4 * CLK | 2 * CLK | 2 * CLK | 4 * CLK |
| 1 | 1 | 1 | 1 | 4 * CLK | 2 * CLK | 2 * CLK | 2 * CLK |

^{1.} Output frequency relationship with respect to input reference frequency CLK. Consult the MPC9351 data sheet for more input to output relationships in external feedback mode.



Power Supply Filtering

The MPC9350 is a mixed analog/digital product and as such, it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC9350 provides separate power supplies for the output buffers ($V_{\rm CCO}$) and the phase-locked loop ($V_{\rm CCA}$) of the device.

The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board, this level of isolation is sufficient; however, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the V_{CCA} pin for the MPC9350. Figure 3 illustrates a typical power supply filter scheme. The MPC9350 is most susceptible to noise with spectral content in the 10 kHz to 5 MHz range; therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V_{CC} supply and the V_{CCA} pin of the MPC9350. From the data sheet the $I_{\mbox{\scriptsize VCCA}}$ current (the current sourced through the V_{CCA} pin) is typically 10 mA (15 mA maximum), assuming that a minimum of 3.0 V must be maintained on the V_{CCA} pin. Very little DC voltage drop can be tolerated when a 3.3 V V_{CC} supply is used. The resistor shown in Figure 3 must have a resistance of 10–15 Ω to meet the voltage drop criteria for V_{CC} = 3.3 V. For V_{CC} = 2.5 V operation, R_S must be selected to maintain the minimum V_{CC} specification of 2.375 V for the PLL supply pin for proper operation. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive and, thus, increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. It is recommended that the user start with an 8–10 Ω resistor to avoid potential V_{CC} drop problems and only move to the higher value resistors when a higher level of attenuation is shown to be needed.




Figure 3. Power Supply Filter

Although the MPC9350 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Driving Transmission Lines

The MPC9350 clock driver was designed to drive high-speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 15 Ω , the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{CG}\div 2$.

This technique draws a fairly high level of DC current, and thus, only a single terminated line can be driven by each output of the MPC9350 clock driver. For the series terminated case, however, there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 4 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9350 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 4. Single versus Dual Transmission Lines

The waveform plots in Figure 5 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9350 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight



output-to-output skew of the MPC9350. The output waveform in Figure 5 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (\dot{Z}_{0} \div (R_{S} + R_{0} + Z_{0}))$$

$$Z_{0} = 50 \Omega || 50 \Omega$$

$$R_{S} = 36 \Omega || 36 \Omega$$

$$R_{0} = 17 \Omega$$

$$V_{L} = 3.0 (25 \div (18 + 17 + 25))$$

$$= 1.25 V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5 V. It will then increment toward the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 5. Single versus Dual Waveforms

Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 6. Optimized Dual Line Termination






Figure 7. TCLK MPC9350 AC Test Reference for V_{CC} = 3.3 V and V_{CC} = 2.5 V






The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device.



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage.


Figure 8. Output-to-Output Skew t_{SK(O)}

Figure 9. Output Duty Cycle (DC)



The time from the maximum low level voltage to minimum high level of a clock signal, expressed in ns.

Figure 10. Transition Time Test Reference



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs.

 $T_{J|T(PER)} = |T_N - 1/f_0|$


The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles.


Figure 11. Cycle-to-Cycle Jitter


Figure 12. Period Jitter




PACKAGE DIMENSIONS









- NOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.

 4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C.

 5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. AND ADMORPH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08-mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND DAJACENT LEAD OR PROTRUSION: 0.07-mm.

 6. DIMENSIONS DIA NOD E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25-mm PER SIDE. DI AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

 2. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD TIP.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 1.40 | 1.60 | | | |
| A1 | 0.05 | 0.15 | | | |
| A2 | 1.35 | 1.45 | | | |
| b | 0.30 | 0.45 | | | |
| b1 | 0.30 0.40 | | | | |
| С | 0.09 | 0.20 | | | |
| c1 | 0.09 | 0.16 | | | |
| D | 9.00 BSC | | | | |
| D1 | 7.00 | BSC | | | |
| е | 0.80 | BSC | | | |
| Е | 9.00 | BSC | | | |
| E1 | 7.00 | BSC | | | |
| L | 0.50 | 0.70 | | | |
| L1 | 1.00 | REF | | | |
| q | 0° | 7° | | | |
| q1 | 12 REF | | | | |
| R1 | 0.08 | 0.20 | | | |
| R2 | 0.08 | | | | |
| S | 0.20 | REF | | | |

CASE 873A-03 ISSUE B 32-LEAD LQFP PACKAGE

PLATING



Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|------|---|----------|
| 7 | | 1 | NRND – Not Recommend for New Designs | 12/19/12 |
| 7 | | 1 | Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02 | 3/11/16 |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/