

# Flash LED Driver with Programmable 1.5A Current Source

#### **Features**

- High efficiency synchronous boost converter with 2MHz/4MHz switching frequency option
- I<sup>2</sup>C interface programming and hardware STROBE/TORCH control
- Single-channel programmable current source
  - ► Flash/Torch/IR modes
    - Flash: Up to 1.5A
    - Torch: Up to 0.375A
  - ▶ Programmable ramp shape and time control
  - ▶ Three input low voltage protection modes
  - ► Flash time-out protection
  - ► LED cathode ground connection for improved thermal dissipation
- LED open/short protection
- I2C fault read back

# **Applications**

- Smartphones and Tablets Camera Flash
- Digital Cameras


### **Brief Description**

KTD2681 is the ideal power solution for high-power flash LEDs. It includes a highly integrated synchronous boost converter and two current sources, providing a very small total solution in portable application. It has both I<sup>2</sup>C interface and hardware STROBE/TORCH pins for maximum control flexibility. The integrated current source on/off and current settings in Flash/Torch/IR modes can be programmed by the I<sup>2</sup>C interface. It also has three selectable input low voltage protection modes to prevent a system reset under low battery condition.

Various protection features are integrated into KTD2681, including cycle-by-cycle input current limit protection, output over-voltage protection, LED fault (open or short) protection, flash timeout protection and thermal shutdown protection.

KTD2681 is available in a RoHS and Green 12-ball 1.30mm x 1.57mm WLCSP package with 0.4mm pitch.

# Typical Application







# **Pin Descriptions**

| Pin# | Name   | Function  |  |
|------|--------|---|--|
| A1   | GND    | Ground pin  |  |
| A2   | VIN    | Input supply pin for the device. Connect a 10µF ceramic capacitor to GND.                                 |  |
| A3   | SDA    | Bi-direction data pin of the I <sup>2</sup> C interface.  |  |
| B1   | LX     | Switching pin of the boost converter.   |  |
| B2   | STROBE | Active high FLASH/IR enable pin. There is an internal $300k\Omega$ pull-down resistor at this pin to GND. |  |
| B3   | SCL    | Clock input pin of the I <sup>2</sup> C interface.  |  |
| C1   | VOUT   | Output pin of the boost converter. Connect a 10µF ceramic capacitor to GND                                |  |
| C2   | HWEN   | Active high hardware enable pin. There is an internal $300k\Omega$ pull-down resistor at this pin to GND. |  |
| C3   | TORCH  | Active high TORCH enable pin. There is an internal $300k\Omega$ pull-down resistor at this pin to GND.    |  |
| D1   | LED    | Regulated output current source. Connect D1 to D3 externally  |  |
| D2   | TX     | Active high power amplifier synchronization input pin.  |  |
| D3   | LED    | Regulated output current source. Connect D3 to D1 externally  |  |

#### WLSCP-12





12-Bump 1.30mm x 1.57mm WLCSP Package

Top Mark

WW = Device ID Code,

XX = Date Code, YY = Assembly Code,

ZZZZ = Serial Number



# Absolute Maximum Ratings<sup>1</sup>

#### $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

| Symbol                               | Description                                      | Value            | Units |
|--------------------------------------|--|------------------|-------|
| VIN, VOUT                            | Input and output voltage pins                    | -0.3 to 6        | V     |
| LED                                  | Current source pin                               | -0.3 to VOUT+0.3 | V     |
| SCL, SDA, STROBE,<br>TX, TORCH, HWEN | Control pins                                     | -0.3 to VIN+0.3  | V     |
| LX                                   | Switching pin                                    | -0.3 to 6.5      | V     |
| TJ                                   | Operating Temperature Range                      | -40 to 150       | °C    |
| Ts                                   | Storage Temperature Range                        | -65 to 150       | °C    |
| T <sub>LEAD</sub>                    | Maximum Soldering Temperature (at leads, 10 sec) | 300              | °C    |
| ESD                                  | HBM electrical static discharge                  | 2.0              | kV    |

# **Thermal Capabilities**

| Symbol              | Description   | Value                           | Units |
|---------------------|---|---------------------------------|-------|
| $\theta_{JA}$       | Thermal Resistance – Junction to Ambient <sup>2</sup> | 90                              | °C/W  |
| P <sub>D</sub>      | Maximum Power Dissipation at T <sub>A</sub> ≤ 25°C    | Internally Limited <sup>3</sup> | W     |
| ΔΡ <sub>D</sub> /ΔΤ | Derating Factor Above T <sub>A</sub> = 25°C           | -11                             | mW/°C |

# **Recommended Operating Range**

| Description    | Value        |
|----------------|--------------|
| VIN, VOUT, LED | 2.7V to 5.5V |
| LX             | ≤ 6V         |

# **Ordering Information**

| Part Number   | Marking                 | Operating<br>Temperature | Package                   |
|---------------|-------------------------|--------------------------|---------------------------|
| KTD2681EUR-TR | IWXXYYZZZZ <sup>4</sup> | -40°C to +85°C           | WLCSP-12, 1.30mm x 1.57mm |

August 2020 – Revision 04b Page 3 Company Confidential

<sup>1.</sup> Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

<sup>2.</sup> Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.

<sup>3.</sup> Internal shutdown circuitry protects the device from permanent damage. Thermal shutdown activated at typically  $T_J = 150$ °C and reengages at typically 130°C.

<sup>4.</sup> XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number.



# Electrical Characteristics<sup>5</sup>

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C, while *Typ* values are specified at room temperature (25°C),  $V_{IN} = 3.6V$ ,  $V_{OUT} = 4V$ .

| Symbol                 | Description                                      | Conditions                |                          | Min | Тур   | Max | Units |
|------------------------|--|---------------------------|--------------------------|-----|-------|-----|-------|
| VIN Supply             |  |                           |                          |     |       |     |       |
| V <sub>IN</sub>        | Input operating range                            |                           |                          | 2.7 |       | 5.5 | V     |
| ΙQ                     | IC operating current                             | Not switching, pass mod   | Not switching, pass mode |     | 0.61  |     | mA    |
| Ishdn                  | V <sub>IN</sub> pin shutdown current             | Shutdown mode, HWEN       | = GND                    |     |       | 1   | μΑ    |
| I <sub>SB</sub>        | V <sub>IN</sub> pin standby current              | Standby, HWEN = VIN       |                          |     | 2.5   |     | μA    |
| UVLO                   | Input under voltage lockout                      | VIN Rising                |                          |     | 2.5   |     | V     |
| UVLO <sub>HYST</sub>   | UVLO hysteresis                                  |                           |                          |     | 0.15  |     | V     |
| Boost Con              | verter   |                           |                          |     | _     |     |       |
|                        | D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1          | Reg 0x07, bit[0] = '0'    |                          |     | 1.9   |     | Α     |
| I <sub>LIM</sub>       | Peak NMOS current limit                          | Reg $0x07$ , bit[0] = '1' |                          |     | 2.8   |     | Α     |
| _                      | 0 11 1 1   | Reg 0x07, bit[1] = '0'    |                          |     | 2.0   |     | MHz   |
| F <sub>SW</sub>        | Oscillator frequency                             | Reg 0x07, bit[1] = '1'    |                          |     | 4.0   |     | MHz   |
| D <sub>MAX</sub>       | Maximum duty cycle                               | F <sub>SW</sub> = 2MHz    |                          |     | 88    |     | %     |
| V <sub>OVP</sub>       | Internal OV threshold of VOUT                    | V <sub>OUT</sub> Rising   |                          |     | 5     |     | V     |
| $V_{LVP}$              | V <sub>IN</sub> low voltage protection threshold | Reg 0x02, bit[5:3] = '000 | ', T <sub>A</sub> = 25°C |     | 2.9   |     | V     |
| Current Sc             | ources   |                           |                          |     |       |     |       |
| Ip                     | Output Current Accuracy, Flash Mode              | LED = 1500mA setting      | T <sub>A</sub> = 25°C    | -5% | 1500  | +5% | mA    |
| טו                     | Output Current Accuracy, Torch Mode              | LED = 187.5mA setting     | TA = 25 G                | -8% | 187.5 | +8% | mA    |
| Ттімеоит               | Flash Timeout Period                             | Reg 0x08, bit[3:0] = '101 | 0'                       |     | 150   |     | ms    |
| I <sup>2</sup> C-Compa | atible Voltage Specifications (SCL, SDA)         |                           |                          |     |       | •   |       |
| V <sub>IL</sub>        | Input Logic Low Threshold                        |                           |                          |     |       | 0.4 | V     |
| V <sub>IH</sub>        | Input Logic High Threshold                       |                           |                          | 1.4 |       |     | V     |
| V <sub>OL</sub>        | SDA Output Logic Low                             | $I_{SDA} = 3mA$           |                          |     |       | 0.4 | V     |
| I <sup>2</sup> C-Compa | atible Timing Specifications (SCL, SDA), s       | ee Figure 1               |                          |     | •     | •   |       |
| t <sub>1</sub>         | SCL (Clock Period)                               |                           |                          | 2.5 |       |     | μS    |
| t <sub>2</sub>         | Data In Setup Time to SCL High                   |                           |                          | 100 |       |     | ns    |
| t <sub>3</sub>         | Data Out Stable After SCL Low                    |                           |                          | 0   |       |     | ns    |
| t <sub>4</sub>         | SDA low setup time to SCL low (Start)            |                           |                          | 100 |       |     | ns    |
| t <sub>5</sub>         | SDA high hold time after SCL high (Stop)         |                           |                          | 100 |       |     | ns    |
| Control - I            | HWEN, TORCH, STROBE, TX                          |                           |                          |     |       |     |       |
| V <sub>TH-L</sub>      | Input Logic Low Threshold                        |                           |                          |     |       | 0.4 | V     |
| V <sub>TH-H</sub>      | Input Logic High Threshold                       |                           |                          | 1.4 |       |     | V     |
| R <sub>Pull-down</sub> | Internal pull down resistors                     |                           |                          |     | 300   |     | kΩ    |
| Thermal S              | hutdown  |                           |                          |     |       |     |       |
| _                      | Thermal shutdown threshold                       |                           |                          |     | 150   |     | °C    |
| $T_{J-TH}$             | Thermal shutdown hysteresis                      |                           |                          |     | 20    |     | °C    |

August 2020 – Revision 04b Page 4 Company Confidential

<sup>5.</sup> KTD2681 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.








Figure 1. I<sup>2</sup>C Compatible Interface Timing




 $V_{IN} = 3.6V$ ,  $L = 1.0 \mu H$ ,  $C_{IN} = 10 \mu F$ ,  $C_{OUT} = 10 \mu F$ , Temp = 25°C unless otherwise specified.







# Switching Frequency vs. VIN (2MHz)




#### Input Logic Threshold vs. VIN



# Quiescent Current vs. VIN (non-switching)




# Switching Frequency vs. VIN (4MHz)






 $V_{IN} = 3.6V$ ,  $L = 1.0 \mu H$ ,  $C_{IN} = 10 \mu F$ ,  $C_{OUT} = 10 \mu F$ , Temp = 25°C unless otherwise specified.


# LED Current vs. VIN




# LED Efficiency vs. VIN (Torch Mode)




# **LED Efficiency vs. VIN** (Flash Mode, 1.5A)



# LED Current vs. VIN (Torch, 2MHz)




#### LED Efficiency vs. VIN (Flash Mode, 1A)





400ns / div

 $V_{IN} = 3.6V$ ,  $L = 1.0 \mu H$ ,  $C_{IN} = 10 \mu F$ ,  $C_{OUT} = 10 \mu F$ , Temp = 25°C unless otherwise specified.




400ns / div




 $V_{IN} = 3.6V$ ,  $L = 1.0 \mu H$ ,  $C_{IN} = 10 \mu F$ ,  $C_{OUT} = 10 \mu F$ , Temp = 25°C unless otherwise specified.

#### **Low Voltage Protection**


(Stop & Hold Mode with LVP hysteresis = 0mV)



**Low Voltage Protection** (Up & Down Mode with LVP hysteresis = 0mV)




### **IR Mode**




#### **Low Voltage Protection**

(Down Mode with LVP hysteresis = 0mV)




#### **TX Mode**





# **Functional Block Diagram**



# **Functional Description**

KTD2681 is a high-power flash LED driver capable of delivering up to 1.5A of LED current. It consists of a high switching frequency synchronous boost converter and a programmable current source in a small WLCSP package size. The inductor-based boost converter integrates two low R<sub>DSON</sub> power MOSFETs, and operates at a switching frequency of 2.0MHz (default) or 4MHz to minimize the size of the external inductor and capacitors. Unlike a traditional DC-DC boost converter with a fixed output voltage, KTD2681 dynamically adjusts the output voltage depending on the flash LED forward voltage and current, it only boosts the output to a voltage sufficient to drive the LEDs at the programmed output current. The use of unique control scheme maintains accurate current regulation in the current source while minimizing the output voltage, increasing the overall conversion efficiency.

The control interface is designed for maximum flexibility and compatibility with various types of system controls. KTD2681 is mainly programmed and controlled via an I²C-compatible interface, but also includes three logic inputs that can provide a hardware flash enable (STROBE) and a hardware torch enable (TORCH), as well as a flash interrupt (TX), which can be used to reduce the flash current during power amplifier pulse event to lower the battery load current. The I²C control features include the current control of the current source in Flash/Torch/IR modes, the on/off ramp timing and current shape control, three input low voltage protection modes, flash safety time-out protection, boost converter current limit and switching frequency options, and various fault events read back. In addition, KTD2681 also has various protection features including LED open and short protections

#### Hardware Enable & Standby Mode

KTD2681 has a logic input HWEN pin to enable/disable the device. When HWEN is set low, the device goes into shutdown mode, all I<sup>2</sup>C registers are reset to default, and the I<sup>2</sup>C interface is disabled. Under this condition,



the device does not respond to any I<sup>2</sup>C command. When HWEN is set high, the device goes into standby mode, the I<sup>2</sup>C interface is enabled, and the device can respond to I<sup>2</sup>C command.

There are two kinds of power-up sequences, shown in Figure 2 and Figure 3.

- If HWEN is tied to VIN, once VIN goes above around 2.0V, HWEN should stay high for at least t<sub>wait</sub> = 150μs time before any I<sup>2</sup>C command can be accepted.
- If HWEN is driven by a GPIO, once HWEN goes from low to high, HWEN should stay high for at least twait = 150µs time before receiving any I<sup>2</sup>C command.




Figure 2. Power Up Sequence with HWEN Tied to VIN




Figure 3. Power Up Sequence with HWEN Driven by GPIO

User can use either HWEN or I<sup>2</sup>C command to turn off the part, but there are some differences.

- If setting HWEN input low to turn off the part, the LED current will be turned off immediately without any ramp down control. After shutdown, the bias current for the device is much less than 1μA, and the I²C interface is disabled.
- If using an I<sup>2</sup>C command to turn off the part while keeping HWEN high, the LED current will have ramp down control. After the LED current ramp down is finished, the VIN pin current is about 2.5μA typical to keep the I<sup>2</sup>C interface alive.

#### Flash Mode

In Flash mode, LED current can be programmed up to 1.5A. The flash current values are controlled by  $I^2C$  register 0x03. The flash on/off ramp time (ranging from  $512\mu s$  to 64ms) is controlled by  $I^2C$  register 0x07 bits[6:4], the shape of the ramp is always linear. The flash mode can be activated either by  $I^2C$  register 0x01 bits[3:2] or by STROBE pin rising edge when STROBE pin is enabled, and it can be deactivated by  $I^2C$  register 0x01 bits[3:2], or by STROBE pin, or by flash time-out event. After the flash time-out event,  $I^2C$  register 0x01 bits[3:2] will be reset to standby mode.

If using STROBE pin to control the flash mode, there is an option to select when the flash mode is deactivated. If Strobe Type is selected as Level Triggered, flash mode is deactivated during STROBE pin falling edge or flash



time-out event, as shown in Figure 4. If Strobe Type is selected as Edge Triggered, flash mode is only deactivated during flash time-out event, STROBE pin falling edge cannot deactivate it, as shown in Figure 5.




Figure 4. Flash Mode Current Controlled by STROBE (Level Triggered)




Figure 5. Flash Mode Current Controlled by STROBE (Edge Triggered)

#### **Torch Mode**

In Torch mode, LED current can be programmed up to 187.5mA. The torch current value is controlled by I<sup>2</sup>C register 0x05. The torch on/off ramp time (ranging from 0 to 1024ms) is controlled by I<sup>2</sup>C register 0x08 bits [6:4], the shape of the ramp (exponential or linear) is controlled by I<sup>2</sup>C register 0x08 bit [7]. The torch mode can be activated either by I<sup>2</sup>C register 0x01 bits[3:2] or by TORCH pin rising edge when TORCH pin is enabled, and it can be deactivated by I<sup>2</sup>C register 0x01 bits[3:2], or by TORCH pin falling edge.

#### **IR Mode**

In IR mode, the current setting is similar to Flash mode setting, which is controlled by I<sup>2</sup>C register 0x03. For IR mode, I<sup>2</sup>C register 0x01 bits[3:2] should be to '01' and STROBE pin should be enabled, then STROBE pin rising edge can activate IR mode, and STROBE pin falling edge or flash time-out event can deactivate IR mode. In IR mode, the two current sources are enabled to the full current setting with no delay or slow ramp during STROBE rising edge, and they are fully turned off immediately with no delay or slow ramp during STROBE falling edge. This allows IR current to follow the fast frequency IR transmission of the STROBE pin signal. For IR mode, STROBE pin only allows Level Triggered, and doesn't allow Edge Triggered, but it is still protected by flash time-out if STROBE width is too long. In IR mode, since the STROBE width can be very short, the boost converter



might not have enough time to boost the output high enough to regulate the current sources, it is recommended to set the boost converter to Pass mode and let the output voltage be equal to the input voltage.

Table 1 summarizes the control of Shutdown/Standby/Flash/Torch/IR modes.

**Table 1. Mode Control Table** 

| HWEN | I <sup>2</sup> C register<br>0x01 bits[3:2] | STROBE<br>Enable | TORCH<br>Enable | STROBE<br>Pin | TORCH<br>Pin  | FUNCTION                            |
|------|---|------------------|-----------------|---------------|---------------|-------------------------------------|
| 0    | XX  | Х                | Χ               | X             | X             | Shutdown, I <sup>2</sup> C Disabled |
| 1    | 00  | 0                | 0               | X             | X             | Standby, I <sup>2</sup> C Enabled   |
| 1    | 00  | 0                | 1               | X             | Positive Edge | External Torch Mode                 |
| 1    | 00  | 1                | 0               | Positive Edge | X             | External Flash Mode                 |
| 1    | 00  | 1                | 1               | 0             | Positive Edge | External Torch Mode                 |
| 1    | 00  | 1                | 1               | Positive Edge | 0             | External Flash Mode                 |
| 1    | 00  | 1                | 1               | Positive Edge | Positive Edge | External Flash Mode                 |
| 1    | 10  | Х                | Χ               | X             | X             | Internal Torch Mode                 |
| 1    | 11  | Х                | Χ               | X             | X             | Internal Flash Mode                 |
| 1    | 01  | 0                | Χ               | X             | X             | IR Standby Mode                     |
| 1    | 01  | 1                | Х               | 0             | Х             | IR Standby Mode                     |
| 1    | 01  | 1                | Χ               | Positive Edge | X             | IR Mode                             |

#### **Power Amplifier Synchronization (TX)**

TX input is to reduce flash mode LED current during the power amplifier transmit event to limit the total battery current. When the device is working in flash mode and TX pin is pulled high, it will force the device from flash mode to torch mode with the programmed torch mode current setting. After the power amplifier transmit event and TX comes back to low, if the flash time-out event hasn't finished, the device goes back to flash mode with the programmed flash mode current setting. The device continues to work until the flash time-out event. TX event writes a '1' to the I<sup>2</sup>C register 0x0A bit[7], this fault flag will be reset to '0' once I<sup>2</sup>C register 0x0A is read back through I<sup>2</sup>C interface, or by VIN power on reset, or by HWEN reset, or by I<sup>2</sup>C software reset.

#### VIN Low Voltage Protection (LVP)

In flash mode, the high LED current might pull the input battery voltage low. KTD2681 has three VIN Low Voltage Protection (LVP) modes to adjust the LED current based on the input voltage to prevent the battery voltage from going too low and trigger a system reset. The adjustable LVP threshold has 8 steps, ranging from 2.9V to 3.6V with 0.1V step. The three modes are "Stop & Hold", Down and "Up & Down" modes, shown in Figure 6. These LVP modes only work in flash mode.

- In Stop & Hold mode, during the flash current turn on ramp, if VIN drops below the LVP threshold, after 4µs deglitch delay, the LED current stops rising and remains at the last value. After that, even if VIN changes, the LED current setting will not change during the remaining of the flash event.
- In Down mode, during the flash current turn on ramp, when VIN drops below the LVP threshold, after 4µs deglitch delay, the LED current stops rising and starts to decrease until VIN goes back to be above the LVP threshold (or plus a hysteresis). After that, if VIN increases during the remaining flash event, the LED current setting will not change. But if VIN drops below LVP threshold again, the LED current is decreased accordingly.
- In Up & Down mode, during the flash current turn on ramp, when VIN drops below the LVP threshold, after 4µs deglitch delay, the LED current stops rising and starts to decrease until VIN goes back to be above the LVP threshold (or plus a hysteresis). Then, the LED current starts to increase until VIN drops below the LVP threshold again after the deglitch time. The flash current is repeatedly increased and decreased during the entire flash event to keep VIN close to the LVP threshold.



LVP event writes a '1' into the I<sup>2</sup>C register 0x0B bit[2], this fault flag bit resets to '0' once the register is read via I<sup>2</sup>C interface, or by VIN power on reset, or by HWEN reset, or by I<sup>2</sup>C software reset.




Figure 6. LVP Modes

#### Flash Time-out

The Flash time-out function sets the maximum time of one flash event, whether a flash stop command is received or not. The device has 16 flash time-out settings controlled by I<sup>2</sup>C register 0x08 bits [3:0], ranging from 10ms to 400ms. Flash time-out feature applies to both flash and IR modes, and it continues to count when the flash mode is switched to torch mode during TX high event. Flash time-out event writes a '1' to the I<sup>2</sup>C register 0x0A bit[0], this fault flag is reset to '0' when it is read through I<sup>2</sup>C interface, or by VIN power on reset, or by HWEN reset, or by I<sup>2</sup>C software reset.

#### **UVLO**

The device has under voltage lock-out (UVLO) function to monitor the input voltage. Once the input voltage VIN drops below UVLO falling threshold (around 2.35V), the output current is disabled and the boost converter stops switching. Once the input voltage increases above UVLO rising threshold (around 2.5V), the output current resumes its previous setting. UVLO event writes a '1' to the I²C register 0x0A bit[1], this fault flag is reset to '0' once I²C register 0x0A is read through I²C interface, or by VIN power on reset, or by HWEN reset, or by I²C software reset. Even it is not read back, the device resumes normal operation once the input voltage comes back above UVLO rising threshold.



#### Thermal Shutdown

In flash or IR mode, The device has thermal shutdown protection, when the IC temperature goes above thermal shutdown rising threshold (around 150°C), the output current is disabled and the boost converter stops switching. Once the IC temperature drops below thermal shutdown falling threshold (around 130°C), the output current resumes to its previous setting. Thermal shutdown writes a '1' to the I²C register 0x0A bit[2], this fault flag is reset to '0' once I²C register 0x0A is read back through I²C interface, or by VIN power-on-reset, or by HWEN reset, or by I²C software reset. Even if the register is not read back, the device resumes normal operation once the IC temperature goes below thermal shutdown falling threshold.

#### **Current Limit**

The boost converter has cycle-by-cycle current limit protection for its power NMOS when it is switching. Once the current limit is reached, the power NMOS turns off until the next switching cycle. The device has two current limit settings (2.8A and 1.9A) controlled by I<sup>2</sup>C register 0x07 bit[0]. Current limit event writes a '1' to the I<sup>2</sup>C register 0x0A bit[3], this fault flag is reset to '0' once I<sup>2</sup>C register 0x0A is read back through I<sup>2</sup>C interface, or by VIN power-on-reset, or by HWEN reset, or by I<sup>2</sup>C software reset. The current limit function is disabled when the device is working in Pass mode because it doesn't sense power NMOS current.

#### **LED Short Protection**

LED short protection can be enabled or disabled by I²C register 0x07 bit[3]. When LED short protection is enabled, after turn-on ramp of the output current, the device senses the LED pin voltage. If the LED pin voltage drops below around 0.5V, after about 256µs deglitch time, the LED channel is disabled. LED short condition writes a '1' to the I²C register 0x0A bit[5] or bit[4], this fault flag is reset to '0' once I²C register 0x0A is read back, or by VIN power-on-reset, or by HWEN reset, or by I²C software reset. Once the LED short condition is removed, the device can resume normal operation by toggling the mode setting, or by disabling and then re-enabling the channel.

#### **LED Open Protection and Overvoltage Protection (OVP)**

If Boost mode is enabled while an LED is open during normal operation, the output voltage goes up to the overvoltage protection (OVP) threshold (around 5V), then the device senses the LED voltage to automatically detect whether the LED channel is open and then disables the open channel. OVP event writes a '1' to the I<sup>2</sup>C register 0x0B bit[1], this fault flag is reset to '0' once I<sup>2</sup>C register 0x0B is read back, or by VIN power-on-reset, or by HWEN reset, or by I<sup>2</sup>C software reset. Once the LED open condition is removed, it can resume normal operation by toggling the mode setting.

#### **Software Reset**

The device has a software reset function controlled by I<sup>2</sup>C register 0x07 bit[7]. Writing a '1' to this bit resets all I<sup>2</sup>C registers to their default settings and reset all fault flags; this bit will also be reset to '0' automatically.



## Application Information

#### I<sup>2</sup>C Serial Data Bus

KTD2681 supports the I<sup>2</sup>C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the bus is called a master, whereas the devices controlled by the master are known as slaves. A master device must generate the serial clock (SCL), control bus access and generate START and STOP conditions to control the bus. KTD2681 operates as a slave on the I<sup>2</sup>C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. KTD2681 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined in Figure 7:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

#### **Bus Not Busy**

Both data and clock lines remain HIGH.

#### Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

#### Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

#### Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

#### Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Setup and hold times must also be taken into account.






Figure 7. Data Transfer on I<sup>2</sup>C Serial Bus

KTD2681 7-bit slave device address is 1100011 binary (or 0x63h).

There are two kinds of I<sup>2</sup>C data transfer cycles: write cycle and read cycle.

#### I<sup>2</sup>C Write Cycle

For I<sup>2</sup>C write cycle, data is transferred from a master to a slave. The first byte transmitted is the 7-bit slave address plus one bit of '0' for write. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. Figure 8 shows the sequence of the I<sup>2</sup>C write cycle.




Figure 8. I<sup>2</sup>C Write Cycle

#### I<sup>2</sup>C Write Cycle Steps:

- · Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8-bit register address.
- · Slave sends acknowledge.
- Master sends 8-bit data for that addressed register.
- Slave sends acknowledge.
- If master sends more data bytes, the register address will be incremented by one after each acknowledge.
- Master generate stop condition to finish the write cycle.



#### I<sup>2</sup>C Read Cycle

For I<sup>2</sup>C read cycle, data is transferred from a slave to a master. But to start the read cycle, master needs to write the register address first to define which register data to read. Figure 9 shows the steps of the I<sup>2</sup>C read cycle.




Figure 9. I<sup>2</sup>C Read Cycle

#### I<sup>2</sup>C Read Cycle Steps:

- · Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- Slave sends acknowledge if the slave address is matched.
- · Master sends 8-bit register address.
- Slave sends acknowledge.
- Master generates repeated start condition.
- Master sends 7-bit slave address and 1-bit data direction '1' for read.
- Slave sends acknowledge if the slave address is matched.
- Slave sends the data byte of that addressed register.
- If master sends acknowledge, the register address will be incremented by one after each acknowledge and the slave will continue to send the data for the updated addressed register.
- If master sends no acknowledge, the slave will stop sending the data.
- Master generate stop condition to finish the read cycle.

#### I<sup>2</sup>C Register Map

Table 2 summarizes the device I<sup>2</sup>C registers, their read/write access and default values. The I<sup>2</sup>C registers can be reset to their default values by VIN power-on-reset, or by HWEN reset, or by I<sup>2</sup>C software reset.

Table 2. I<sup>2</sup>C Register Map

| Register Name              | Address (Hex) | Read/Write | Default Value |
|----------------------------|---------------|------------|---------------|
| Control Setting Register   | 0x01          | Read/Write | 0x80          |
| LVP Setting Register       | 0x02          | Read/Write | 0x01          |
| LED Flash Current Register | 0x03          | Read/Write | 0xBF          |
| LED Torch Current Register | 0x05          | Read/Write | 0xBF          |
| Boost Converter Register   | 0x07          | Read/Write | 0x09          |
| Timing Register            | 0x08          | Read/Write | 0x1A          |
| Fault Flag 1 Register      | 0x0A          | Read       | 0x00          |
| Fault Flag 2 Register      | 0x0B          | Read       | 0x00          |
| Device ID Register         | 0x0C          | Read       | Reserved      |



### I<sup>2</sup>C Register Description

The following tables summarize the setting of each I<sup>2</sup>C register. Reserved bits should be written as '0' and ignored during read.

Table 3. Control Setting Register (Address 0x01, Read/Write)

| Bit 7<br>TX Pin                        | Bit 6<br>STROBE<br>Pin Trigger     | Bit 5<br>STROBE<br>Pin                 | Bit 4<br>TORCH<br>Pin                  | Bits [3:2]<br>Mode Setting   | Bits [1:0]<br>LED Enable   |
|--|------------------------------------|--|--|--|--|
| 0 = Disable<br>1 = Enable<br>(Default) | 0 = Level<br>(Default)<br>1 = Edge | 0 = Disable<br>(Default)<br>1 = Enable | 0 = Disable<br>(Default)<br>1 = Enable | 00 = Standby (Default)<br>01 = IR Mode<br>10 = Torch Mode<br>11 = Flash Mode | 00 = Disable(Default)<br>11 = Enable<br>01 & 10 are not valid settings |

Note: Adjusting STROBE Level/Edge trigger setting while turning on/off flash mode using STROBE pin is not recommended. There is no timing limit for STROBE pulse width to turn on/off the flash mode.

Table 4. LVP Setting Register (Address 0x02, Read/Write)

| Bits [7:6] | Bits [5:3]   | Bit 2                        | Bits [1:0]  |
|------------|--|------------------------------|---|
|            | LVP Voltage Threshold  | LVP Voltage Hysteresis       | LVP Modes   |
| Reserved   | 000 = 2.9V (Default)<br>001 = 3.0V<br>010 = 3.1V<br>011 = 3.2V<br>100 = 3.3V<br>101 = 3.4V<br>110 = 3.5V<br>111 = 3.6V | 0 = 0V (Default)<br>1 = 50mV | 00 = Disable<br>01 = Stop & Hold (Default)<br>10 = Down<br>11 = Up & Down |

Table 5. LED Flash Current Register (Address 0x03, Read/Write)

| Bits [7:6]  | Bits [5:0]<br>LED Flash Current Code   |
|---|--|
| Bit 7 must be set to '1' for correct operation Bit 6 must be set to '0' for correct operation | I <sub>FLASH</sub> (mA) = (Code +1) x 1500 / 64 (mA)<br>000000 = 23.44mA<br>000001 = 46.88mA<br> |



### Table 6. LED Torch Current Register (Address 0x05, Read/Write)

| Bit 7  | Bits [6:0]<br>LED Torch Current Code   |
|--|--|
| Bit 7 must be set to '1' for correct operation | ITORCH (mA) = (Code +1) x 375mA / 128<br>0000000 = 2.93mA<br>0000001 = 5.859mA<br> |

### Table 7. Boost Converter Register (Address 0x07, Read/Write)

| Bit 7<br>Software Reset                   | Bits [6:4]<br>Flash Current<br>On/Off Ramp Time   | Bit 3<br>LED Short<br>Protection       | Bit 2<br>Boost Converter<br>Mode             | Bit 1<br>Switching<br>Frequency   | Bit 0<br>Current<br>Limit         |
|---|---|--|--|-----------------------------------|-----------------------------------|
| 0 = Don't Reset<br>(Default)<br>1 = Reset | 000 = 512μs (Default)<br>001 = 1ms<br>010 = 2ms<br>011 = 4ms<br>100 = 8ms<br>101 = 16ms<br>110 = 32ms<br>111 = 64ms | 0 = Disable<br>1 = Enable<br>(Default) | 0 = Boost Mode<br>(Default)<br>1 = Pass Mode | 0 = 2MHz<br>(Default)<br>1 = 4MHz | 0 = 1.9A<br>1 = 2.8A<br>(Default) |

### Table 8. Timing Register (Address 0x08, Read/Write)

| Bit 7 Torch Current On/Off Ramp Shape   | Bits [6:4] Torch Current On/Off Ramp Time   | Bits [3:0]<br>Flash Time-out Duration   |
|---|---|---|
| 0 = Linear (Default)<br>1 = Exponential | 000 = 0ms<br>001 = 1ms (Default)<br>010 = 32ms<br>011 = 64ms<br>100 = 128ms<br>101 = 256ms<br>110 = 512ms<br>111 = 1024ms | 0000 = 10ms<br>0001 = 20ms<br>0010 = 30ms<br>0011 = 40ms<br>0100 = 50ms<br>0101 = 60ms<br>0110 = 70ms<br>0111 = 80ms<br>1000 = 90ms<br>1001 = 100ms<br>1010 = 150ms (Default)<br>1011 = 200ms<br>1100 = 250ms<br>1101 = 300ms<br>1110 = 350ms<br>1111 = 400ms |



Table 9. Fault Flag 1 Register (Address 0x0A, Read Only)

| Bit 7               | Bit 6                           | Bit 5                         | Bit 4                         | Bit 3                             | Bit 2                                | Bit 1                 | Bit 0                              |
|---------------------|---------------------------------|-------------------------------|-------------------------------|-----------------------------------|--------------------------------------|-----------------------|------------------------------------|
| 0 = Normal<br>1= TX | 0 = Normal<br>1 = VOUT<br>Short | 0 = Normal<br>1= LED<br>Short | 0 = Normal<br>1= LED<br>Short | 0 = Normal<br>1= Current<br>Limit | 0 = Normal<br>1= Thermal<br>Shutdown | 0 = Normal<br>1= UVLO | 0 = Normal<br>1= Flash<br>Time-out |

Table 10. Fault Flag 2 Register (Address 0x0B, Read Only)

| Bits [7:3] | Bit 2<br>LVP         | Bit 1<br>OVP         | Bit 0    |
|------------|----------------------|----------------------|----------|
| Reserved   | 0 = Normal<br>1= LVP | 0 = Normal<br>1= OVP | Reserved |

Table 11. Device ID Register (Address 0x0C, Read Only)

| Bits [7:6] | Bits [5:3]<br>Device ID | Bits [2:0]<br>Revision |
|------------|-------------------------|------------------------|
| Reserved   | 000                     | Reserved               |

#### **Inductor Selection**

KTD2681 is designed to use a  $0.47\mu H$  to  $1.0\mu H$  inductor. To prevent core saturation, ensure that the inductor saturation current rating exceeds the peak inductor current for the application. The worst-case peak inductor current can be calculated with the following formula:

$$I_{Peak(L)} = \frac{V_{OUT(MAX)} \times I_{LED(MAX)}}{\eta \times V_{IN(MIN)}} + \frac{V_{IN(MIN)} \times t_{ON(MAX)}}{2 \times L}$$

where  $\eta$  is the estimated efficiency.

For example, for a 1.0A LED current application, the peak inductor current for a 1.0µH inductor could be as high as (estimated 25% as the maximum duty ratio at 2MHz, efficiency of 80%, minimum input voltage of 3.5V, 4.0V of output voltage, and maximum load current conditions):

$$I_{Peak(L)} = \frac{4.0V \times 1.0A}{0.8 \times 3.5V} + \frac{3.5V \times 0.125 \mu s}{2 \times 1 \mu H} = 1.65A$$

If the inductor value is smaller, the inductor peak current will increase. To maintain stable operation for the boost converter, the inductor peak current must be less than both the current limit threshold and the inductor saturation current rating. Manufacturer's specifications of inductors list both the inductor DC current rating, which is a thermal limitation, and peak inductor current rating, which is determined by the saturation characteristics. Measurements at full load and high ambient temperature should be performed to ensure that the inductor does not saturate or overheat due to its parasitic resistance. Bench measurements are recommended to confirm actual inductor peak current and to ensure that the inductor does not saturate at maximum LED current and minimum input supply voltage.

**Table 12. Recommended Inductor** 

| Inductor Part Number | Value<br>(μH) | DCR<br>(mΩ) | Saturation<br>Current (A) | Dimensions (mm) | Manufacturer |
|----------------------|---------------|-------------|---------------------------|-----------------|--------------|
| MDMK3030T1R0MM       | 1.0           | 43          | 4.3                       | 3 x 3 x 1.2     | Taiyo Yuden  |



#### **Capacitor Selection**

For good voltage filtering, low ESR ceramic capacitors are recommended. A  $10-\mu F$  input capacitor is recommended for high current flash LEDs to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. The input capacitor should be placed as close as possible to the VIN pin and the GND pin. The output capacitance required depends on the required LED current. A  $10-\mu F$  low ESR ceramic output capacitor is recommended to minimize output voltage ripple, it should also be placed as close as possible to the VOUT pin and the GND pin.

**Table 13. Recommended Ceramic Capacitor Vendors** 

| Manufacturer | Website         |
|--------------|-----------------|
| Murata       | www.murata.com  |
| AVX          | www.avx.com     |
| Taiyo Yuden  | www.t-yuden.com |



#### **PC Board Layout**

Due to the fast switching transitions and high-current paths, careful PC board layout is required. The input and output bypass capacitors should be placed as close to the IC as possible, these two capacitors' ground should be placed together and close to IC GND pin. Minimize the trace length between the IC and the inductor, and keep the trace short, direct, and wide.





Figure 10. CSP Recommended PCB Layout




# **Packaging Information**

#### WLCSP-12 1.30mm x 1.57mm



### **Recommended Footprint**

#### (NSMD Pad Type)



<sup>\*</sup> Dimensions are in millimeters.

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.