



SATURATED LOGIC-TO-MECL  
DUAL TRANSLATORS

**MC1017**  
**MC1217**

A dual level translator for converting saturated logic levels to MECL signal levels. The translator provides the positive logic AND function.



CIRCUIT SCHEMATIC




164

**MC1017, MC1217 (continued)**

**ELECTRICAL CHARACTERISTICS**


Test procedures are shown for only one translator.  
The other translator is tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC1217 Test Limits						MC1017 Test Limits							
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		Unit	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Positive Supply Drain Current	$I_C$	8	-	-	-	4.0	-	-	mA dc	-	-	-	4.0	-	-	mA dc
Negative Supply Drain Current	$I_E$	7	-	-	-	24	-	-	mA dc	-	-	-	24	-	-	mA dc
Input Diode Reverse Current	$I_R$	3 4 5 6	-	-	-	0.2	-	2.0	$\mu$ A dc	-	-	-	0.2	-	2.0	$\mu$ A dc
Input Diode Forward Current	$I_F$	3 4 5 6	-	-	-	2.0	-	-	mA dc	-	-	-	2.0	-	-	mA dc
'OR' Logical '1' Output Voltage	$V_{OH}^1$	1	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	V dc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	V dc
'OR' Logical '0' Output Voltage	$V_{OL}^1$	1 1 1 1	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	V dc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	V dc
Bias Driver Output Voltage <sup>†</sup>	$V_{BB}^†$	2	-1.35	-1.20	-1.26	-1.10	-1.11	-0.98	V dc	-1.28	-1.14	-1.26	-1.10	-1.19	-1.04	V dc
Switching Times			Typ	Max	Typ	Max	Typ	Max		Typ	Max	Typ	Max	Typ	Max	
Propagation Delay	$t_{p, 1-1}$	1	17	22	15	20	13	18	ns	16	21	15	20	14	19	ns
Rise Time	$t_{r, 1-1}$		13	18	15	20	19	25		14	19	15	20	17	22	
Fall Time	$t_{f, 1-1}$		7.0	10	7.0	10	8.0	12		7.0	10	7.0	10	7.0	11	
			7.0	10	7.0	10	8.0	12		7.0	10	7.0	10	7.0	11	

<sup>1</sup>  $V_{OH}$  limits apply from no load (0 mA) to full load (-2.5 mA).  
<sup>†</sup>  $V_{BB}$  limits apply from no load (0 mA) to full load (-1.0 mA).

**SWITCHING TIME TEST CIRCUIT @ 25°C**



@Test  
Temperature


MC1217 {  
-55°C  
+25°C  
+125°C

MC1017 {  
0°C  
+25°C  
+75°C

TEST VOLTAGE/CURRENT VALUES						
Vdc ± 1.0%						mAdc
V <sub>IH</sub>	V <sub>IL</sub>	V <sub>max</sub>	V <sub>CC</sub>	V <sub>EE</sub>	I <sub>L</sub>	
2.1	0.5	-	5.0	-2	2.5	
2.0	1.0	8.0	5.0	-2	2.5	
2.0	0.7	8.0	5.0	-2	2.5	
2.0	0.85	-	5.0	-2	2.5	
1.9	1.00	8.0	5.0	-2	2.5	
1.8	0.85	8.0	5.0	-2	2.5	

TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW									
Characteristic	Symbol	Pin Under Test	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>max</sub>	V <sub>CC</sub>	V <sub>EE</sub>	I <sub>L</sub>	V <sub>CC</sub> (Gnd)
Positive Supply Drain Current	I <sub>C</sub>	8	-	-	-	8	7	-	14
Negative Supply Drain Current	I <sub>E</sub>	7	-	-	-	8	7	-	14
Input Diode Reverse Current	I <sub>R</sub>	3	-	-	3	-	-	-	4, 5, 6, 14
		4	-	-	4	-	-	-	3, 4, 6, 14
		5	-	-	5	-	-	-	3, 4, 6, 14
Input Diode Forward Current	I <sub>F</sub>	3	-	-	-	8	7	-	3, 14
		4	-	-	-	8	7	-	4, 14
		5	-	-	-	8	7	-	5, 14
OR Logical "1" Output Voltage	V <sub>OHI</sub>	1	3, 4, 5, 6	-	-	8	7	1	14
		1	-	3	-	5	7	-	14
		1	-	4	-	5	7	-	14
OR Logical "0" Output Voltage	V <sub>OLI</sub>	1	-	5	-	8	7	-	14
		1	-	5	-	8	7	-	14
		1	-	6	-	8	7	-	14
Bias Driver Output Voltage	V <sub>BBI</sub>	2	-	-	-	8	7	24	14
Switching Times			Pulse In	Pulse Out		(+6.2 V)	(-4.0 V)		(+1.2 V)
Propagation Delay	t <sub>3-1+</sub> t <sub>3-1-</sub>	1	1	3	-	8	7	-	14
Rise Time	t <sub>1+</sub>	1	1	1	-	8	7	-	14
Fall Time	t <sub>1-</sub>	1	1	1	-	8	7	-	14



SWITCHING TIME WAVEFORMS