

## Description

The DIODES™ AP7361EA is a 1A, adjustable and fixed output voltage, ultra-low dropout linear regulator with enable function. The device includes pass elements, error amplifiers, band-gap references, current limiting capability, and thermal shutdown circuitry. The device is turned on when the EN pin is set to a logic-high level.

The characteristics of the low dropout voltage and low quiescent current make it suitable for low- to medium-power applications such as laptop computers, audio/video equipment, and battery-powered devices. The typical quiescent current is approximately 68µA. Built-in current-limiting and thermal-shutdown functions prevent the IC from sustaining damage under fault conditions.

The AP7361EA is available in the U-DFN3030-8 (Type E), SOT89-5, SOT223, TO252 (DPAK), and SO-8EP packages.





## Features

- Wide Input Voltage Range: 2.2V to 6.0V
- Output Voltage Accuracy: ±1%
- Very Low Dropout Voltage (3.3V): 360mV at 1A Typical
- Low Quiescent Current (I<sub>Q</sub>): 68µA Typical
- Adjustable Output Voltage Range: 0.8V to 5.0V
- Fixed Output Options: 1.0V, 1.2V, 1.5V, 1.8V, 2.5V, 2.8V, 3.3V
- High PSRR: 75dB @ 1kHz
- Current Limit: 1.5A
- Foldback Short-Circuit Protection: 400mA
- Thermal Shutdown Protection
- Stable with MLCC, E-Cap, Tan-Cap, or Solid Capacitor ≥ 2.2µF
- Ambient Temperature Range: -40°C to +85°C
- Available in “Green” Molding Compound (No Br, Sb)
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. “Green” Device (Note 3)**
- **For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](mailto:contact@diodes.com) or your local Diodes representative. <https://www.diodes.com/quality/product-definitions/>**

## Applications


- LCD TVs and monitors
- Set-top boxes
- Home electrical appliances

## Pin Assignments




Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.  
 2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.  
 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


### Typical Applications Circuit



Fixed Version with EN



Adjustable Output



Fixed Version without EN

### Pin Descriptions

Pin Number							Pin Name	Function
U-DFN3030-8 (Type E)	SOT89-5	TO252 (DPAK)R	SOT223	SOT223R	SO-8EP	SO-8EPR		
8	4	3	1	3	8	8	IN	The input of the regulator. Bypass to ground through at least 1µF ceramic capacitor.
1	5	2	3	2	1	1	OUT	The output of the regulator. Bypass to ground through at least 2.2µF ceramic capacitor. For improved ac load response a larger capacitor is recommended.
4	2	1	2	1	4	3	GND	Ground
3	3	-	-	-	-	2	ADJ/NC	Adjustable voltage version only – a resistor divider from this pin to the OUT pin and ground sets the output voltage.
5	1	-	-	-	2	5	EN	Enable input, active high
2, 6, 7	-	-	-	-	3, 5, 6, 7	4, 6, 7	NC	No connection
-	-	-	-	-	EP	EP	Expose Pad	In PCB layout, prefer to use large copper area to cover this pad for better thermal dissipation, then connect this area to GND or leave it open. However, do not use it as GND electrode function alone



**Absolute Maximum Ratings** (@ $T_A = +25^\circ\text{C}$ , unless otherwise specified.) (Note 4)

Symbol	Parameter	Rating	Unit	
$V_{IN}$	Input Voltage	6.5	V	
–	OUT, ADJ, EN Voltage	$V_{IN} + 0.3$	V	
$T_J$	Operating Junction Temperature Range	-40 to +150	$^\circ\text{C}$	
$T_{STG}$	Storage Temperature Range	-65 to +150	$^\circ\text{C}$	
$P_D$	Power Dissipation	Internally limited by maximum junction temperature of +150 $^\circ\text{C}$	–	
$P_D$	Power Dissipation	U-DFN3030-8 (Type E)	1700	mW
		TO252 (DPAK)R	1250	
		SOT223	1100	
		SOT89-5	800	
		SO-8EP	1190	
ESD HBM	Human Body Model ESD Protection	> 2	KV	
ESD CDM	Charge Device Model	$\pm 500$	V	

Note: 4. Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

**Recommended Operating Conditions** (@ $T_A = +25^\circ\text{C}$ , unless otherwise specified.)

Symbol	Parameter	Min.	Max.	Unit
$V_{IN}$	Input Voltage	2.2	6.0	V
$V_{OUT}$	Output Voltage	0.8	5.0	V
$I_{OUT}$	Output Current (Note 5)	0	1.0	A
$T_A$	Operating Ambient Temperature	-40	+85	$^\circ\text{C}$

Note: 5. The device maintains a stable, regulated output voltage without a load current. When the output current is large, attention should be given to the limitation of the package power dissipation.

**Electrical Characteristics** (@ $T_A = +25^\circ\text{C}$ ,  $V_{IN} = V_{OUT} + 1\text{V}$  or  $V_{IN} = 2.2\text{V}$  (whichever is greater),  $C_{IN} = 4.7\mu\text{F}$ ,  $C_{OUT} = 4.7\mu\text{F}$ ,  $V_{EN} = V_{IN}$ , unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
$V_{REF}$	FB Reference Voltage, ADJ pin	$I_{OUT} = 10\text{mA}$ , $T_A = +25^\circ\text{C}$	0.792	0.8	0.808	V	
$I_{ADJ}$	ADJ Pin Leakage Current	–	–	0.1	0.5	$\mu\text{A}$	
$I_Q$	Input Quiescent Current	Enabled, $I_{OUT} = 0\text{A}$	–	68	91	$\mu\text{A}$	
$I_{SHDN}$	Input Shutdown Current	$V_{EN} = 0\text{V}$ , $I_{OUT} = 0\text{A}$	-1	0.05	1	$\mu\text{A}$	
$V_{OUT}$	Output Voltage Accuracy	$I_{OUT} = 100\text{mA}$ , $T_A = +25^\circ\text{C}$	$1.0\text{V} \leq V_{OUT} < 1.5\text{V}$	$V_{OUT(s)} - 0.015$	$V_{OUT(s)}$	$V_{OUT(s)} + 0.015$	V
			$1.5\text{V} \leq V_{OUT} \leq 3.3\text{V}$	$V_{OUT(s)}^* - 0.99$	$V_{OUT(s)}$	$V_{OUT(s)}^* + 1.01$	
$\frac{\Delta V_{OUT}}{\Delta V_{IN} \times V_{OUT}}$	Line Regulation	$V_{IN} = V_{OUT} + 1\text{V}$ to $5.5\text{V}$ , $I_{OUT} = 100\text{mA}$	$T_A = +25^\circ\text{C}$	–	0.01	0.1	%V
			$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	–	–	0.2	
$\Delta V_{OUT} / V_{OUT}$	Load Regulation	$I_{OUT}$ from $1.0\text{mA}$ to $1\text{A}$	$1.2\text{V} < V_{OUT} \leq 3.3\text{V}$	-1.0	–	1.0	%
			$1.0\text{V} \leq V_{OUT} \leq 1.2\text{V}$	-1.5	–	1.5	%
$V_{DROPOUT}$	Dropout Voltage	$I_{OUT} = 300\text{mA}$	$1.0\text{V} \leq V_{OUT} < 1.1\text{V}$	–	710	(Note6)	mV
			$1.1\text{V} \leq V_{OUT} < 1.2\text{V}$	–	600	(Note6)	
			$1.2\text{V} \leq V_{OUT} < 1.3\text{V}$	–	500	(Note6)	
			$1.3\text{V} \leq V_{OUT} < 1.4\text{V}$	–	400	(Note6)	
			$1.4\text{V} \leq V_{OUT} < 1.5\text{V}$	–	300	(Note6)	
			$1.5\text{V} \leq V_{OUT} < 2.0\text{V}$	–	200	(Note6)	
			$2.0\text{V} \leq V_{OUT} < 2.6\text{V}$	–	140	250	
		$I_{OUT} = 1\text{A}$	$1.0\text{V} \leq V_{OUT} < 1.1\text{V}$	–	840	(Note6)	
			$1.1\text{V} \leq V_{OUT} < 1.2\text{V}$	–	780	(Note6)	
			$1.2\text{V} \leq V_{OUT} < 1.3\text{V}$	–	710	(Note6)	
			$1.3\text{V} \leq V_{OUT} < 1.4\text{V}$	–	660	(Note6)	
			$1.4\text{V} \leq V_{OUT} < 1.5\text{V}$	–	610	(Note6)	
			$1.5\text{V} \leq V_{OUT} < 2.0\text{V}$	–	570	(Note6)	
			$2.0\text{V} \leq V_{OUT} < 2.6\text{V}$	–	440	600	
$2.6\text{V} \leq V_{OUT} \leq 3.3\text{V}$	–	340	500				
$V_{IL}$	EN Input Logic Low Voltage	–	0	–	0.3	V	
$V_{IH}$	EN Input Logic High Voltage	–	1.0	–	$V_{IN}$	V	
$R_{ENPD}$	EN Pull-Down Resistor	–	–	3.0	–	$\text{M}\Omega$	
$I_{EN}$	EN Input Leakage Current	$V_{IN} = 5.5\text{V}$ , $V_{EN} = 0\text{V}$	-0.1	–	0.1	$\mu\text{A}$	
$R_{PD}$	Output Discharge Resistor	$V_{OL} = 1\text{V}$	–	100	–	$\Omega$	
$I_{OUT}$	Maximum Output Current	$V_{IN} = V_{OUT} + 1\text{V}$	1.0	–	–	A	
$I_{LIMIT}$	Current Limit	$V_{IN} = V_{OUT} + 1\text{V}$ ( $V_{IN\text{MIN}} = 2.2\text{V}$ )	1.1	1.5	–	A	
$I_{SHORT}$	Short-Circuit Current	$V_{IN} = V_{OUT} + 1\text{V}$ , Output Voltage $< 15\% V_{OUT}$	–	400	–	mA	
PSRR	Power Supply Rejection Ratio	$f = 1\text{kHz}$ , $I_{OUT} = 100\text{mA}$ , $V_{OUT} = 1.2\text{V}$	–	75	–	dB	
		$f = 10\text{kHz}$ , $I_{OUT} = 100\text{mA}$ , $V_{OUT} = 1.2\text{V}$	–	55	–		
$t_{ST}$	Start-Up Time	$V_{OUT} = 3\text{V}$ , $C_{OUT} = 2.2\mu\text{F}$ , $R_L = 30\Omega$	–	150	–	$\mu\text{s}$	
$\frac{\Delta V_{OUT}}{\Delta T_A \times V_{OUT}}$	Output Voltage Temperature Coefficient	$I_{OUT} = 100\text{mA}$ , $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	–	$\pm 100$	–	ppm/ $^\circ\text{C}$	
$T_{SHDN}$	Thermal Shutdown Threshold	–	–	150	–	$^\circ\text{C}$	
$T_{HYS}$	Thermal Shutdown Hysteresis	–	–	20	–	$^\circ\text{C}$	

Note: 6. Dropout voltage is the voltage difference between the input and the output at which the output voltage drops 2% below its nominal value. This parameter only applies to output voltages above 2.0V since minimum  $V_{IN} = 2.2\text{V}$ .

**Electrical Characteristics** (@T<sub>A</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT</sub> +1V or V<sub>IN</sub> = 2.2V (whichever is greater), C<sub>IN</sub> = 4.7μF, C<sub>OUT</sub> = 4.7μF, V<sub>EN</sub> = V<sub>IN</sub>, unless otherwise specified.)


Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
θ <sub>JA</sub>	Thermal Resistance Junction-to-Ambient	U-DFN3030-8 (Type E) (Note 7)	–	70	–	°C/W
		TO252 (DPAK)R (Note 7)	–	95	–	
		SOT223 (Note 7)	–	110	–	
		SOT89-5 (Note 7)	–	150	–	
		SO-8EP (Note 7)	–	100	–	
θ <sub>JC</sub>	Thermal Resistance Junction-to-Case	U-DFN3030-8 (Type E) (Note 7)	–	11	–	°C/W
		TO252 (DPAK)R (Note 7)	–	8.2	–	
		SOT223 (Note 7)	–	21.8	–	
		SOT89-5 (Note 7)	–	44.2	–	
		SO-8EP (Note 7)	–	28.5	–	

Note: 7. Test condition: U-DFN3030-8 (Type E), SO-8EP devices are mounted on 2"x2", FR-4 substrate PCB, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane. TO252(DPAK) devices are mounted on 2"x2" FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout. For SOT223, the device is mounted on FR-4 substrate PC board, with minimum recommended pad layout. SOT89-5 devices are mounted on 1"x1" FR-4 substrate PC board, with minimum recommended pad layout.

**Typical Characteristics**


**Start-up Time**

$V_{OUT}=3V @ I_{OUT}=50mA$




**Start-up Time**

$V_{OUT}=3V @ I_{OUT}=100mA$




**Line Transient Response**

$V_{OUT}=1.2V$




**Line Transient Response**

$V_{OUT}=2.5V$



**Line Transient Response**


$V_{OUT}=3.3V$



**Typical Characteristics** (continued)

**Load Transient Response**


$V_{OUT}=1.2V$



Time(200µs/div)

**Load Transient Response**


$V_{OUT}=1.2V$



Time(200µs/div)

**Load Transient Response**


$V_{OUT}=2.5V$



Time(200µs/div)

**Load Transient Response**


$V_{OUT}=2.5V$



Time(200µs/div)

**Load Transient Response**


$V_{OUT}=3.3V$



Time(200µs/div)

**Load Transient Response**

$V_{OUT}=3.3V$




Time(200µs/div)



**Typical Characteristics** (continued)

**Enable Turn-On Response**


$V_{OUT}=1.2V$



Time(100µs/div)

**Enable Turn-Off Response**


$V_{OUT}=1.2V$



Time(100µs/div)

**Enable Turn-On Response**


$V_{OUT}=2.5V$



Time(100µs/div)

**Enable Turn-Off Response**


$V_{OUT}=2.5V$



Time(100µs/div)

**Enable Turn-On Response**


$V_{OUT}=3.3V$



Time(100µs/div)







**Enable Turn-Off Response**

$V_{OUT}=3.3V$









Time(100µs/div)







**Typical Characteristics** (continued)



**Typical Characteristics** (continued)



**Typical Characteristics** (continued)



## Application Information

### Input Capacitor


A 1µF ceramic capacitor is recommended between the IN and GND pins to decouple input power supply glitch and noise. The capacitance amount may be increased without limit. This input capacitor must be located as close as possible to the device to ensure input stability and reduced noise. For PCB layout, a wide copper trace is required for both the IN and GND pins. A lower ESR capacitor type allows the use of less capacitance, while a higher ESR capacitor type requires more capacitance.

### Output Capacitor

A ceramic type output capacitor is recommended for this series; however, other output capacitors with low ESR may also be used. The relationship between the I<sub>OUT</sub> (output current) and ESR of an output capacitor are shown below. The stable region for the safe operating temperature (-40°C ~ +85°C) is marked as the gray area in the graph.


Measurement conditions:

- Frequency Band: 10Hz to 2MHz
- Temperature: -40°C to +85°C.



### Adjustable Operation

The AP7361EA provides an output voltage of 0.8V to 5.0V through an external resistor divider, as shown below.



The output voltage is calculated by:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$

---

## Application Information (continued)

---

Where  $V_{REF} = 0.8V$  (the internal reference voltage):

Rearranging the equation will give the following, which is used for adjusting the output to a particular voltage:

$$R1 = R2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

To maintain the stability of the internal reference voltage, R2 must be kept smaller than 80kΩ.

### No Load Stability

Other than external resistor divider, no minimum load is required to keep the device stable. The device will remain stable and regulated in no load condition.

### ON/OFF Input Operation

The ON/OFF feature is not available in the SOT223 and TO252 (DPAK) packages.

The AP7361EA is turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to the IN pin to keep the regulator output on at all times. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under  $V_{IL}$  and  $V_{IH}$ .

### Current Limit Protection

When output current at OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to prevent over-current and to protect the regulator from damage due to overheating.

### Short Circuit Protection

When the OUT pin short-circuits to GND, short circuit protection will trigger and clamp the output current to approximately 400mA. Full current is restored when the output voltage exceeds 15% of  $V_{OUT}$ . This feature protects the regulator from overcurrent and damage due to overheating.

### Thermal Shutdown Protection

Thermal protection disables the output when the junction temperature rises to approximately +150°C, allowing the device to cool down. When the junction temperature reduces to approximately +130°C the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

### Ultra-Fast Start-up

After enabled, the AP7361EA is able to provide full power in as little as tens of microseconds, typically 200μs, without sacrificing low ground current. This feature will help load circuitry move in and out of standby mode in real time, eventually extending battery life for mobile phones and other portable devices.

### Low Quiescent Current

The AP7361EA, consuming only around 60μA for all input ranges, provides great power savings in portable and low-power applications.

### Power Dissipation


The device power dissipation and proper sizing of the thermal plane connected to the thermal pad is critical to avoid thermal shutdown and ensure reliable operation. Power dissipation of the device depends on input voltage and load conditions, and can be calculated by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The maximum power dissipation is handled by the device and depends on the maximum junction to ambient thermal resistance, maximum ambient temperature, and maximum device junction temperature, which can be calculated by the following equation:

$$P_D(\text{max}@T_A) = \frac{(+150^\circ\text{C} - T_A)}{R_{\theta JA}}$$

**Ordering Information**




Part Number	Package Code	Package	7"/13" Tape and Reel	
			Quantity	Part Number Suffix
AP7361EA-XXFGE-7	FGE	U-DFN3030-8 (Type E)	3000/Tape & Reel	-7
AP7361EA-XXFGE-7A	FGE	U-DFN3030-8 (Type E)	2000/Tape & Reel	-7A
AP7361EA-XXY5-13	Y5	SOT89-5	2500/Tape & Reel	-13
AP7361EA-XXDR-13	DR	TO252 (DPAK)R	2500/Tape & Reel	-13
AP7361EA-XXE-13	E	SOT223	2500/Tape & Reel	-13
AP7361EA-XXER-13	ER	SOT223R	2500/Tape & Reel	-13
AP7361EA-XXSP-13	SP	SO-8EP	2500/Tape & Reel	-13
AP7361EA-XXSPR-13	SPR	SO-8EPR	2500/Tape & Reel	-13

## Marking Information

### (1) U-DFN3030-8 (Type E)

(Top View)




**XXX** : Identification Code  
**Y** : Year : 0~9  
**W** : Week : A~Z : 1~26 week;  
 a~z : 27~52 week; z represents  
 52 and 53 week  
**X** : Internal Code

Device	Package	Identification Code
AP7361EA-FGE-7	U-DFN3030-8 (Type E)	EAA
AP7361EA-10FGE-7	U-DFN3030-8 (Type E)	EAB
AP7361EA-18FGE-7	U-DFN3030-8 (Type E)	EAD
AP7361EA-33FGE-7	U-DFN3030-8 (Type E)	EAF

Device	Package	Identification Code
AP7361EA-FGE-7A	U-DFN3030-8 (Type E)	EAA
AP7361EA-10FGE-7A	U-DFN3030-8 (Type E)	EAB
AP7361EA-18FGE-7A	U-DFN3030-8 (Type E)	EAD
AP7361EA-33FGE-7A	U-DFN3030-8 (Type E)	EAF

### (2) SOT89-5

(Top View)




**XXX** : Identification Code  
**Y** : Year : 0~9  
**W** : Week : A~Z : 1~26 week;  
 a~z : 27~52 week;  
 z represents 52 and 53 week  
**X** : Internal Code

Device	Package	Identification Code
AP7361EA-Y5-13	SOT89-5	EAA
AP7361EA-12Y5-13	SOT89-5	EAC
AP7361EA-18Y5-13	SOT89-5	EAD
AP7361EA-25Y5-13	SOT89-5	EAE
AP7361EA-33Y5-13	SOT89-5	EAF

### (3) TO252 (DPAK)R

(Top View)



**YY** : Year : 01~09  
**WW** : Week : 01~52, 52 represents  
 52 and 53 week  
**XX** : Internal Code


Device	Package	Identification Code
AP7361EA-33DR-13	TO252 (DPAK)R	61EA-33



**Marking Information** (continued)

(4) SOT223


Pin 1: IN, Pin 2: GND, Pin 3: OUT



Device	Package	Identification Code
AP7361EA-10E-13	SOT223	61EA-10
AP7361EA-12E-13	SOT223	61EA-12
AP7361EA-18E-13	SOT223	61EA-18
AP7361EA-25E-13	SOT223	61EA-25
AP7361EA-33E-13	SOT223	61EA-33

(5) SOT223R

Pin 1: GND, Pin 2: OUT, Pin 3: IN




Device	Package	Identification Code
AP7361EA-10ER-13	SOT223	61EAR-10
AP7361EA-12ER-13	SOT223	61EAR-12
AP7361EA-15ER-13	SOT223	61EAR-15
AP7361EA-18ER-13	SOT223	61EAR-18
AP7361EA-25ER-13	SOT223	61EAR-25
AP7361EA-33ER-13	SOT223	61EAR-33

**Marking Information** (continued)

**(6) SO-8EP**


Pin 1: OUT, Pin 2: EN, Pins 3, 5, 6 and 7: NC, Pin 4: GND, Pin 8: IN



Device	Package	Identification Code
AP7361EA-15SP-13	SO-8EP	7361EA-15
AP7361EA-18SP -13	SO-8EP	7361EA-18
AP7361EA-25SP-13	SO-8EP	7361EA-25
AP7361EA-33SP-13	SO-8EP	7361EA-33

**(7) SO-8EPR**

Pin 1: OUT, Pin 2: ADJ/NC, Pin 3: GND, Pins 4, 6 and 7: NC, Pin 5: EN, Pin 8: IN




Device	Package	Identification Code
AP7361EA-SPR-13	SO-8EPR	7361EAR
AP7361EA-10SPR -13	SO-8EPR	7361EAR-10
AP7361EA-12SPR -13	SO-8EPR	7361EAR-12
AP7361EA-33SPR -13	SO-8EPR	7361EAR-33

## Package Outline Dimensions


Please see <http://www.diodes.com/package-outlines.html> for the latest version.

(1) Package Type: U-DFN3030-8 (Type E)



U-DFN3030-8 (Type E)			
Dim	Min	Max	Typ
A	0.57	0.63	0.60
A1	0.00	0.05	0.02
A3	-	-	0.15
b	0.20	0.30	0.25
D	2.95	3.05	3.00
D2	2.15	2.35	2.25
E	2.95	3.05	3.00
E2	1.40	1.60	1.50
e	-	-	0.65
L	0.30	0.60	0.45
z	-	-	0.40
All Dimensions in mm			

(2) Package Type: SOT89-5




SOT89-5			
Dim	Min	Max	Typ
A	1.40	1.60	1.50
B	0.50	0.62	0.56
B1	0.44	0.54	0.48
C	0.35	0.43	0.38
D	4.40	4.60	4.50
D1	1.62	1.83	1.733
E	2.40	2.60	2.50
e	-	-	1.50
H	3.95	4.25	4.10
L	0.65	0.95	0.80
All Dimensions in mm			

**Package Outline Dimensions** (continued)


Please see <http://www.diodes.com/package-outlines.html> for the latest version.

(3) **Package Type: TO252 (DPAK)**



TO252 (DPAK)			
Dim	Min	Max	Typ
A	2.19	2.39	2.29
A1	0.00	0.13	0.08
A2	0.97	1.17	1.07
b	0.64	0.88	0.783
b2	0.76	1.14	0.95
b3	5.21	5.46	5.33
c	0.45	0.58	0.531
D	6.00	6.20	6.10
D1	5.21	-	-
e	-	-	2.286
E	6.45	6.70	6.58
E1	4.32	-	-
H	9.40	10.41	9.91
L	1.40	1.78	1.59
L3	0.88	1.27	1.08
L4	0.64	1.02	0.83
a	0°	10°	-
All Dimensions in mm			

(4) **Package Type: SOT223**




SOT223			
Dim	Min	Max	Typ
A	1.55	1.65	1.60
A1	0.010	0.15	0.05
b	0.60	0.80	0.70
b1	2.90	3.10	3.00
C	0.20	0.30	0.25
D	6.45	6.55	6.50
E	3.45	3.55	3.50
E1	6.90	7.10	7.00
e	-	-	4.60
e1	-	-	2.30
L	0.85	1.05	0.95
Q	0.84	0.94	0.89
All Dimensions in mm			

**Package Outline Dimensions** (continued)

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

(5) Package Type: SO-8EP




SO-8EP			
Dim	Min	Max	Typ
A	1.40	1.50	1.45
A1	0.00	0.13	-
b	0.30	0.50	0.40
C	0.15	0.25	0.20
D	4.85	4.95	4.90
E	3.80	3.90	3.85
E0	3.85	3.95	3.90
E1	5.90	6.10	6.00
e	-	-	1.27
F	2.75	3.35	3.05
H	2.11	2.71	2.41
L	0.62	0.82	0.72
N	-	-	0.35
Q	0.60	0.70	0.65
<b>All Dimensions in mm</b>			

## Suggested Pad Layout


Please see <http://www.diodes.com/package-outlines.html> for the latest version.

(1) Package Type: U-DFN3030-8 (Type E)




Dimensions	Value (in mm)
C	0.650
X	0.350
X1	2.350
X2	2.300
Y	0.650
Y1	1.600
Y2	3.300

(2) Package Type: SOT89-5



Dimensions	Value (in mm)
C	1.500
C1	1.050
X	0.680
X1	0.760
X2	1.930
X3	3.680
Y	1.200
Y1	1.200
Y2	4.250
Y3	4.500

(3) Package Type: TO252 (DPAK)




Dimensions	Value (in mm)
C	4.572
X	1.060
X1	5.632
Y	2.600
Y1	5.700
Y2	10.700

**Suggested Pad Layout** (continued)


Please see <http://www.diodes.com/package-outlines.html> for the latest version.

(4) Package Type: SOT223



Dimensions	Value (in mm)
C	2.30
C1	6.40
X	1.20
X1	3.30
Y	1.60
Y1	1.60
Y2	8.00

(5) Package Type: SO-8EP



Dimensions	Value (in mm)
C	1.270
X	0.802
X1	3.502
X2	4.612
Y	1.505
Y1	2.613
Y2	6.500

**Mechanical Data**

- Moisture Sensitivity: Level 1 Per J-STD-020
- Terminals:
  - SOT89-5/ SOT223/ SO-8EP/ TO252 : Finish - Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 ③
  - U-DFN3030-8: Finish - NiPdAu over Copper Leads, Solderable per MIL-STD-202, Method 208 ④
- Weight:
  - U-DFN3030-8: 0.026 grams (Approximate)
  - SOT89-5: 0.063 grams (Approximate)
  - SOT223: 0.123 grams (Approximate)
  - SO-8EP: 0.075 grams (Approximate)
  - TO252: 0.33 grams (Approximate)

**IMPORTANT NOTICE**

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.  
DIODES is a trademark of Diodes Incorporated in the United States and other countries.  
All other trademarks are the property of their respective owners.  
© 2023 Diodes Incorporated. All Rights Reserved.

[www.diodes.com](http://www.diodes.com)