RENESAS

ISL94212

Multi-Cell Li-Ion Battery Manager

The **ISL94212** Li-ion battery manager IC supervises up to 12 series connected cells. The part provides accurate monitoring, cell balancing and extensive system diagnostics functions. Three cell balancing modes are provided: Manual Balancing mode, Timed Balancing mode and Auto Balance mode. The Auto Balance mode terminates balancing functions when a charge transfer value has been met.

The ISL94212 communicates to a host microcontroller via an SPI interface and to other ISL94212 devices using a robust, proprietary, two-wire Daisy Chain system.

The ISL94212 is offered in a 64 Ld TQFP package and is specified for an operational temperature range of -40°C to +85°C.

Applications

- Light electric vehicle (LEV); E-Moto; E-Bike
- Battery backup systems; Energy Storage Systems (ESS)
- **· Solar Farms**
- Portable and semi-portable equipment

DATASHEET

FN7938 Rev 1.00 April 23, 2015

Features

- Up to 12-cell voltage monitors, support Li-Ion CoO₂, Li-ion Mn2O4, and Li-ion FePO4 chemistries
- Cell voltage measurement accuracy ±10mV
- 13-bit cell voltage measurement
- Pack voltage measurement accuracy ±180mV
- 14-bit pack voltage and temperature measurements
- ï Cell voltage scan rate of 19.5µs per cell (234µs to scan 12 cells)
- Internal temperature monitoring
- Up to four external temperature inputs
- Robust daisy chain communications system
- Integrated system diagnostics for all key internal functions
- Hardwired and communications based fault notification
- Integrated watchdog shuts down device if communication is lost
- 7μ A shutdown current: Enable = V_{SS}
- 2Mbps SPI

FIGURE 1. TYPICAL APPLICATION

Table of Contents

Ordering Information

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to **[TB347](http://www.intersil.com/content/dam/Intersil/documents/tb34/tb347.pdf)** for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level Rating (MSL) for the package, please see the Intersil **ISL94212**. For more information on handling and processing moisture sensitive devices, please see Techbrief [TB363](http://www.intersil.com/content/dam/Intersil/documents/tb36/tb363.pdf).

4. For other trim options, please contact [Marketing.](mailto:industrial@intersil.com)

Pin Configuration

Pin Descriptions

Block Diagram

Absolute Maximum Ratings Thermal Information

)ata Ready, and Fault are digital outputs and should not be driven from external sources. V2P5, REF, TEMPREG and BASE are analog outputs and should not be driven from external sources.

Recommended Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](http://www.intersil.com/data/tb/tb379.pdf) for details.
- 6. For θ_{JC} , the "case temp" location is taken at the package top center.

NOTES:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

8. Scan and Measurement start times are synchronized by the receiver to the falling edge of the 24th clock pulse (Daisy Chain systems) or to the falling edge of the 16th clock pulse (non-daisy chain, single device systems) of the Scan or Measure command. Clock pulses are at the SCLK pin for master and standalone devices, and at the DHi/DLo1 pins for middle and top daisy chain devices. Max values are based on characterization of the internal clock and are not 100% tested.

9. Biasing setup as in **[Figure 57 on page 82](#page-81-3)** or equivalent.

Timing Diagrams

Typical Performance Curves

FIGURE 4. CELL VOLTAGE READING ERROR FROM 0°C TO +50°C FIGURE 5. CELL VOLTAGE READING ERROR FROM -40°C TO +85°C

FIGURE 6. PACK VOLTAGE READING ERROR FROM 0°C TO +50°C FIGURE 7. PACK VOLTAGE READING ERROR FROM -40°C TO +85°C

April 23, 2015

FIGURE 12. BALANCE CURRENT VS PACK VOLTAGE FIGURE 13. BALANCE CURRENT VS TEMPERATURE

FIGURE 17. OPEN WIRE TEST CURRENT vs PACK VOLTAGE (1mA SETTING)

FIGURE 18. 4MHz OSCILLATOR ERROR vs VCC FIGURE 19. 4MHz OSCILLATOR ERROR vs TEMPERATURE

FIGURE 20. 32kHz OSCILLATOR ERROR vs TEMPERATURE FIGURE 21. 32kHz OSCILLATOR ERROR vs VCC

April 23, 2015

FIGURE 22C. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)

FIGURE 23A. PACK VOLTAGE SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (STANDALONE MODE)

FIGURE 22B. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)

FIGURE 22D. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)

April 23, 2015

FIGURE 23C. PACK VOLTAGE SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MIDDLE)

FIGURE 24A. PACK VOLTAGE SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V

FIGURE 24C. VBAT VOLTAGE SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V

FIGURE 23D. PACK VOLTAGE SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MASTER)

FIGURE 24B. V_{BAT} SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V

FIGURE 24D. VBAT VOLTAGE SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V

FIGURE 25. VCC SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V FIGURE 26. V3P3 SUPPLY CURRENT vs TEMPERATURE

FIGURE 27. CELL INPUT CURRENT VS TEMPERATURE FIGURE 28. CELL INPUT CURRENT VS PACK VOLTAGE (+25°C)

Device Description and **Operation**

The ISL94212 is a Li-ion battery manager IC that supervises up to 12 series connected cells. Up to 14 ISL94212 devices can be connected in series to support systems with up to 168 cells. The ISL94212 provides accurate monitoring, cell balance control, and diagnostic functions. The ISL94212 includes a voltage reference, 14 bit A/D converter and registers for control and data. An external microcontroller communicates to the ISL94212 through an SPI interface. Series connected ISL94212 devices communicate to each other via a proprietary daisy chain communications interface.

The ISL94212 devices handle daisy chain communications differently depending on their position within the daisy chain. The ISL94212 at one end of the daisy chain acts as a master device for communication purposes. The master device, also called the bottom device, occupies the first position in the daisy chain and communicates to a host microcontroller using an SPI interface. A single daisy chain port then connects the master device to the next device in the daisy chain.

The device at the other end of the daisy chain from the master is the top device. The top device has a single daisy chain port connection to the device below. Devices other than the master and top devices are middle devices. Middle devices have two daisy chain port connections. The up port connects to the device above while the down port connects to the device below. The master ISL94212 device is device number 1. The top device is device number n, where n equals the total number of ISL94212 devices in the daisy chain. The middle devices are numbered 2 to (n-1) with device number 2 being connected to the master device. If $n = 2$, then there is a master device and a top device, with no middle device.

When multiple ISL94212 devices are connected to a series of cells, their power supply domains are normally non-overlapping. The lower (VSS) supply of each ISL94212 nominally connects to the same potential as the upper (V_{BAT}) supply of the ISL94212 device below.

The ISL94212 provides two multiple parameter measurement ìscanningî modes in addition to single parameter direct measurement capability. These scanning modes provide pseudo simultaneous measurement of all cell voltages in the stack. In daisy chain applications all measurement data is sent with the corresponding device stack address (the position within the daisy chain), parameter identifier, and data address. In stand alone applications (non-daisy chain) data is sent without additional address information. This maximizes the throughput for full duplex SPI operation. Daisy chain communication throughput is maximized by allowing streamed data (accessed by a "read all data" address).

The addressed device, the top device and the bottom device act as masters for the purposes of communications timing. All other devices are repeaters, passing data up or down the chain.

The only filtering applied to the ADC measurements is that resulting from external protection circuits and the limited bandwidth of the measurement path. No additional filtering is performed within the part. This arrangement is typically needed to maintain timing integrity between the cell voltage and pack current measurements. The ISL94212 does not measure current. The system performs this separately using other measurement systems. However, the ISL94212 does apply filtering to the fault detection systems.

Power Modes

The ISL94212 has three main power modes: Normal mode, Sleep mode and Shutdown mode ("off").

Sleep mode is entered in response to a *Sleep* command or after a watchdog timeout. Only the communications input circuits, low speed oscillator and internal registers are active in Sleep mode, allowing the part to perform timed scan and balancing activity and to wake up in response to communications.

Drive the enable pin low to place the part in Shutdown mode. When entering Shutdown mode, the internal bias for most of the IC is powered down except digital core, sleep mode regulators, and digital input buffers. When exiting, the device powers up and does not reload the factory programmed configuration data from EEPROM.

The Normal mode consists of an Active state and a Standby state. In the Standby state, all systems are powered and the device is ready and waiting to perform an operation in response to commands from the host microcontroller. In the Active state, the device performs an operation, such as ADC conversion, open wire detection, etc.

Measurement Modes

The ISL94212 provides three types of measurement modes.

- Scan Once
- Scan Continuous
- Measure

In Scan Once mode the part performs the requested scan a single time. In Scan Continuous mode the ISL94212 performs repeated scans at intervals controlled by registers settings. Measure mode allows a single parameter to be measured.

The ISL94212 ignores a Scan or Measure command, when the device is already in a scan mode or measure mode. But, the command passes through to other devices in the daisy chain. All other communications functions respond normally while the device is scanning or measuring.

Measurement Mode Commands

Measurement modes are activated by commands from an external microcontroller. The ISL94212 uses a memory mapped command structure. Commands are sent to the device using a memory read operation from a specific address. The addresses for the measurement mode commands¹ are shown in **Table 1**.

There are other commands that perform other actions, but these are discussed in other sections.

^{1.} In this document, the terminology for a hex value (e.g., h0000) is modified by a leading value (e.g., 16') which defines the number of bits. For the measurement mode command address, a value of 6'h02 refers to a binary value of '00 0010'.

Scan Once

Five different scan functions are available in single scan (Scan Once mode.) Each Scan function is activated by a command from the host microcontroller. The scan functions are:

- 1. Scan Voltages
- 2. Scan Temperatures
- 3. Scan Mixed
- 4. Scan Wires
- 5. Scan All

The Scan Once functions are synchronous: all addressed stack devices begin scanning immediately following command receipt. There is a scan start latency between subsequent stack devices of one daisy chain clock cycle (e.g., for a stack of 10 devices with a daisy chain operating at 500kHz, the scan start latency between the bottom and top stack devices is approximately 20µs).

Scan Voltages

The Scan Voltages command causes the addressed part (or all parts if the common address is used) to scan through the cell voltage inputs followed by the Pack Voltage. IC temperature is also recorded for use with the internal calibration routines. Cell voltages connected to each device are scanned in order from cell-12 (top) to cell-1 (bottom). Cell overvoltage and undervoltage compares are performed on each cell voltage sample. The V_{BAT} and VSS connections are also checked at the end of the scan.

Cell voltage and pack voltage data, along with any fault conditions are stored in local memory ready for reading by the system host microcontroller. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

Scan Temperatures

The Scan Temperatures command causes the addressed part (or all parts if the common address is used) to scan through the internal and 4 external temperature signals followed by multiplexer loopback and reference measurements. The loopback and reference measurements are part of the internal diagnostics function. Over-temperature compares are performed on each temperature measurement depending on the condition of the appropriate bit in the *Fault Setup* register.

Temperature data, along with any fault conditions, are stored in local memory ready for reading by the system host microcontroller. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

Scan Mixed

The Scan Mixed command causes the addressed part (or all parts if the common address is used) to scan through the cell voltage inputs (followed by the pack voltage) with a single external input (ExT1) interposed. IC temperature is also recorded for use with the internal calibration routines. Cell voltages connected to each device are scanned in order from cell-12 (top) to cell-1 (bottom). The external input ExT1 is scanned in the middle of the cell voltages such that half the cells are sampled before ExT1 and half after ExT1. This mode allows ExT1 to be used for an external voltage measurement, such as a current sensing and performs it along with the cell voltage measurements, reducing the latency between measurements. Cell overvoltage and cell undervoltage compares are performed on each cell voltage sample. The V_{BAT} and VSS conditions are also checked at the end of the scan.

The Scan Mixed command is intended for use in standalone systems, or by the Master device in stacked applications, and would typically measure a single system parameter, such as battery current. Other stack devices also measure their ExT1 input but these would normally be ignored by the host.

Cell voltage, pack voltage and ExT1 data, along with any fault conditions are stored in local memory ready for reading by the system host microcontroller. Access the data from the ExT1 measurement by a direct *Read ET1 Voltage* command or by the All Temperatures read command. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

Scan Wires

The Scan Wires command causes the addressed part (or all parts if the common address is used) to measure all the VCn pin voltages while applying load currents to each input pin in turn. This is part of the fault detection system.

If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. No cell voltage data is sent as a result of the *Scan Wires* command. Devices revert to the standby state on completion of this activity.

Scan All

The Scan All command incorporates the Scan Voltages, Scan Wires and Scan Temperatures commands and causes the addressed part (or all parts if the common address is used) to execute each of these three scan functions once, in sequence (see **Figure 29 on page 25** for example on timing).

Scan Continuous

Scan Continuous mode is used primarily for fault monitoring and incorporates the scan voltages, scan temperatures and scan wires commands.

The Scan Continuous command causes the addressed part to set the SCAN bit in the Device Setup register and performs a succession of scans at a predetermined scan rate. Each device operates asynchronously on its own clock. This is similar to the Scan All command except that the scans are repeated at intervals determined by the SCN0-3 bits in the Fault Setup register. The Scan Inhibit command is used to stop scanning (i.e., receipt of this command by the target device resets the SCAN bit and stops the scan continuous function).

The ISL94212 provides an option that pauses cell balancing activity while measuring cell voltages in Scan Continuous mode. This is controlled by the BDDS bit in the Device Setup register. If BDDS is set, then cell balancing is inhibited during cell voltage measurement and for 10ms before the cell voltages are scanned. Balancing is reenabled at the end of the scan to allow balancing to continue. This function only applies during the scan continuous and the auto balance functions and allows the implementation of a circuit arrangement that can be used to diagnose the condition of external balancing components. It is up to the host microcontroller to manually stop balancing functions (if required) when operating a scan once or measure command.

The Scan Continuous scan interval is set using the SCN3:0 bits (lower nibble of the Fault Setup register.) The temperature and wire scans occur at slower rates and depend on the value of the scan interval selected. The scan system is synchronized such that the wire and temperature scans always follow a voltage scan. The three scan sequences, depending on the scans required at a particular instance, are as follows:

- Scan Voltages
- Scan Voltages, Scan Wires
- Scan Voltages, Scan Wires, Scan Temperatures.

The temperature and wire scans occur at $1/5$ the voltage scan rate for voltage scan intervals above 128ms. Below this value the temperature scan interval is fixed at 512ms. The behavior of the wire scan interval is determined by the WSCN bit in the Fault Setup register. A bit value of '1' causes the wire scan to be performed at the same rate as the temperature scan. A bit value of 'O' causes the wire scan rate to track the voltage scan rate for voltage scan intervals above 512ms while at and below this value the wire scan is performed at a fixed 512ms rate. [Table 2](#page-22-2) shows the various scan rate combinations available.

Data is not automatically returned while devices are in Scan Continuous mode except in the case where a fault condition is detected. The results of voltage and temperature scans are stored in local volatile memory and may be accessed at any time by the system host microcontroller. Devices may be operated in Scan Continuous mode while in Normal mode or in Sleep mode. Devices revert to the Sleep mode or remain in Normal mode, as applicable on completion of each scan.

The response to a detected fault condition is to send the fault signal, either immediately in the case of standalone devices or daisy chain devices in Normal mode, or following transmission of the wakeup signal if the device is being used in a daisy chain configuration and is in Sleep mode.

To operate the "Scan Continuous" function in Sleep mode the host microcontroller simply configures the ISL94212, starts the Scan Continuous mode and then sends the Sleep command. The ISL94212 then wakes itself up each time a scan is required. Note that for the fastest scan settings (scan interval codes 0000, 0001 and 0010) the main measurement functions do not power down between scans, since the ISL94212 remains in Normal mode.

TABLE 2. SCAN CONTINUOUS TIMING MODES

Measure

This command allows a single cell voltage, internal temperature, any of the four external temperature inputs or the secondary voltage reference measurements to be made. The command incorporates a 6-bit suffix that contains the address of the required measurement element. See [Table 3 on page 24.](#page-23-2) The device matching the target address responds by conducting the single measurement and loading the result to local memory. The host microcontroller then reads from the target device to obtain the measurement result. All devices revert to the standby state on completion of this activity.

TABLE 3. MEASURE COMMAND TARGET ELEMENT ADDRESSES

Cell Voltage Measurement **Accuracy**

The cell voltage monitoring system comprises two basic elements; a level shift to eliminate the cell common mode voltage and an analog-to-digital conversion of the cell voltage.

Each ISL94212 is calibrated at a specific cell input voltage value, V_{NOM}. Cell voltage measurement error data is given in **"MEASUREMENT SPECIFICATIONS"** on page 9 for various voltage and temperature ranges with voltage ranges defined with respect to V_{NOM}. Plots showing the typical error distribution over the full input range are included in the "Typical Performance Curves" section beginning on [page 15](#page-14-0).

Temperature Monitoring

One internal and four external temperature inputs are provided together with a switched bias voltage output (TEMPREG, pin 29). The voltage at the TEMPREG output is nominally equal to the ADC reference voltage such that the external voltage measurements are ratiometric to the ADC reference (see [Figure 61 on page 85\)](#page-84-1).

The temperature inputs are intended for use with external resistor networks using NTC type thermistor sense elements but may also be used as general purpose analog inputs. Each temperature input is applied to the ADC via a multiplexer. The ISL94212 converts the voltage at each input and loads the 14-bit result to the appropriate register.

The TEMPREG output is turned "on" in response to a Scan temperatures or Measure temperature command. A dwell time of 2.5ms is provided to allow external circuits to settle, after which the ADC measures each external input in turn. The TEMPREG output turns "off" after measurements are completed.

[Figure 29 on page 25](#page-24-2) shows an example temperature scan with the ISL94212 operating in scan continuous mode with a scan interval of 512ms. The preceding voltage and wire scans are shown for comparison.

The external temperature inputs are designed such that an open connection results in the input being pulled up to the full scale input level. This function is provided by a switched $10M\Omega$ pull-up from each input to VCC. This feature is part of the fault detection system and is used to detect open pins.

The internal IC temperature, along with the auxiliary reference voltage and multiplexer loopback signals, are sampled in sequence with the external signals using the scan temperatures command.

The converted value from each temperature input is also compared to the external over-temperature limit and open connection threshold values on condition of the [*TST4:1]* bits in the Fault Setup register (see "Fault Setup:" on page 64.) If a TSTn bit is set to 41 ", then the temperature value is compared to the external temperature threshold and a fault occurs if the measured value is lower than the threshold value. If a TSTn bit is set to "0", then the temperature measurement is not compared to the threshold value and no fault occurs. The [TST4:1] bits are ì0î by default.

Cell Balancing Functions

Cell balancing is an important function in a battery pack consisting of a stack of multiple Li-ion cells. As the cells charge and discharge, differences in each cell's ability to take on and give up charge, typically leads to cells with different states of charge. The problem with a stack of cells having different states of charge is that Li-ion cells have a maximum voltage, above which it should not be charged and a minimum voltage, below which it should not be discharged. The extreme case, where one cell in the stack is at the maximum voltage and one cell is at the minimum voltage, results in a nonfunctional battery stack, since the battery stack cannot be charged or discharged.

Cell balancing is performed using external MOSFETs and external current setting resistors (see [Figure 30 on page 30](#page-29-4)). Each MOSFET is controlled independently by the CB1 to CB12 pins of the ISL94212. The CB1 to CB12 outputs are controlled either directly, or indirectly by an external microcontroller through bits in various control registers.

The balancing functions within the ISL94212 are controlled by multiple registers:

- Balance Setup register (All balance modes, see [Table 4](#page-24-4))
- Balance Status register (All balance modes, see Table 7 on [page 26](#page-25-2))
- Device Setup register (auto balance mode only, see [Table 13 on page 30\)](#page-29-3)
- Watchdog/Balance Time register (timed and auto balance modes, see [Table 9 on page 27\)](#page-26-2)
- Balance Values registers (auto balance only, see example in [Table 11 on page 28](#page-27-0))

Additional registers are provided for the balance timeout (Timed mode and Auto Balance mode) and balance value (Auto Balance mode only).

Balance Setup Register

TABLE 4. BALANCE SETUP REGISTER (ADDRESS 6'h13)

The Balance Setup register (see [Table 7\)](#page-25-2) contents break down into 4 sub groups.

- Balance wait time: BWT[2:0] bits (also referred to as balance dwell time)
- Balance status pointer: BSP[3:0] bits
- Balance enable: BEN bit
- Balance mode: BMD[1:0] bits

BALANCE WAIT TIME

The balance wait time control bits, BWT[2:0], set the interval between balancing operations in Auto Balance mode, as shown in [Table 5](#page-24-3).

BALANCE STATUS POINTER

See "Balance Status Register".

BALANCE ENABLE

When all of the other balance control bits are properly set, setting the balance Enable bit to "1" starts the balance operation. The BEN bit can be set by writing directly to the Balance Setup register or by sending a Balance Enable command.

BALANCE MODE

Three methods of cell balance control are provided (see [Table 6](#page-25-3)).

In Manual mode, the host microcontroller directly controls the state of each MOSFET output. In Timed mode, the host microcontroller programs a balance duration value and selects which cells are to be balanced, then starts the balance operation. The ISL94212 turns all the FETs off when the balance duration has been reached. In Auto Balance mode, the host microcontroller programs the ISL94212 to control the balance MOSFETs to remove a programmed "charge delta" value from each cell. The ISL94212 does this by controlling the amount of charge removed from each cell over a number of cycles, rather than trying to balance all cells to a specific voltage.

Balance Status Register

TABLE 7. BALANCE STATUS REGISTER AND BALANCE STATUS POINTER

The Balance Status register contents control which external balance FET is turned on during a balance event. Each bit in the Balance Status register controls one external balancing FET, such that Bit 0 [BAL1] controls the cell 1 FET and Bit 11 [BAL12] controls the FET for cell 12 (see [Table 7](#page-25-2).) Bits are set to enable the balancing for that cell and cleared to disable balancing.

The Balance Status register is a "multiple instance" register. There are 13 locations within this register. The Balance Status Pointer BSP[3:0] points to one of these 13 locations in the register (see [Table 7\)](#page-25-2). Only one location in the Balance Status register may be accessed at a time.

The Balance Status register instance at pointer location 0 (*BSP[3:0]* = 0000) is used for Manual Balance mode and Timed Balance mode. The Balance Status register instances at pointer locations 1 to 12 (BSP[3:0] = $4'h1$ to $4'hC$) are used for Auto Balance mode. The arrangement is illustrated in [Table 7](#page-25-2).

In Auto Balance mode, the ISL94212 increments the Balance Status pointer on each auto balance cycle to step through Balance Status register locations 1 to 12. This allows the programming of up to twelve different balance profiles for each Auto Balance operation. On each Auto Balance cycle, the Balance Status pointer increments by one. When the operation encounters a zero value at a pointer location, the Auto Balance operation returns to the pattern at location 1 and resumes balancing with that pattern.

More information about the Auto Balance mode is provided in "Auto Balance Mode" on page 27. Example balancing setup information is provided in *<u>Auto Balance Mode Cell Balancing</u>* Example" on page 88.

Manual Balance Mode

Select Manual Balance mode by setting the balance mode bits BMD[1:0] to 2'b01.

To manually control the cells to be balanced, set the balance status pointer to zero: BSP[3:0] = 4íb0000. Then, program the cells to be balanced by setting bits in the Balance Status register (e.g., to balance cell 5, set the BAL5 bit to 1).

Enable balancing, either by setting the BEN bit in the balance setup register or by sending a balance enable command.

Disable balancing either by resetting the BEN bit or by sending a balance inhibit command.

The balance enable and balance inhibit commands may be used with the "Address All" device address to control all devices in a stack simultaneously.

Balancing is not possible in Manual Balance mode while the ISL94212 is in Sleep mode. If the watchdog timer is off and the *Sleep* command is received while the device is balancing, then balancing stops immediately and the device goes into the Sleep mode.

If the watchdog timer is active during balancing and the device receives the *Sleep* command, then balancing also stops immediately and the device goes into the Sleep mode, but the *WDTM* bit is set when the watchdog timer expires. (see [Table 8\)](#page-26-3).

The watchdog timer function protects the battery from excess discharge due to balancing, in the event that communications is lost while the part is in Manual Balance mode. All balancing ceases and the device goes into the Sleep mode if the watchdog timeout value is exceeded.

Timed Balance Mode

Select Timed Balance mode by setting the balance mode bits BMD[1:0] to 2'b10.

To set up a timed balance operation, set the balance status pointer to zero: $BSP[3:0] = 4$ 'b0000. Then program the cells to be balanced by setting bits in the Balance Status register (e.g., to balance cells 7 and 10, set BAL7 and BAL10 bits to 1).

Set the balance on time. The balance on time is programmable in 20 second intervals from 20 seconds to 42.5 minutes using BTM[6:0] bits. These bits are in locations [13:7] of the Watchdog/Balance Time register. See [Tables 9](#page-26-2) and [10](#page-26-4) for details.

TABLE 9. WATCHDOG/BALANCE TIME REGISTER (ADDRESS 6'h15)

TABLE 10. BALANCE CYCLE ON TIME SETTINGS

Enable balancing, either by setting the BEN bit in the balance setup register or by sending a balance enable command. The selected balance FETs (corresponding to the bits set in balance status register location 4'b0000) turn on when BEN is asserted and turn off when the balance timeout period is met.

Resetting BEN, either directly or by using the balance inhibit command stops the balancing functions and resets the timer values. When BEN is reasserted, or when a new balance enable command is received, balancing resumes, using the full time specified by the BTM[6:0] bits.

When the balance timeout period is met, the End Of Balance (EOB) bit in the Device Setup register is set and BEN is reset.

Balancing is not possible in the Timed Balance mode while the ISL94212 is in Sleep mode. If the watchdog timer is off and the Sleep command is received while the device is balancing, then balancing stops immediately and the device goes into Sleep mode.

If the watchdog timer is active during balance and the device receives the *Sleep* command, then balancing also stops immediately and the device enters Sleep mode, but the WDTM bit is set when the watchdog timer expires (see [Table 8\)](#page-26-3).

The watchdog can be disabled at any time by writing the watchdog password (6[']h3A) to the watchdog password bits [WP5:0] in the Device Setup register (see [Table 13 on page 30\)](#page-29-3), and then writing 6'h00 to the watchdog timeout bits [WDG5:0] in the Watchdog/Balance time register (see [Table 9\)](#page-26-2).

Auto Balance Mode

Auto Balance mode provides the capability to perform balancing autonomously and in an intelligent manner. Thermal issues are accommodated by the provision of the multiple instance Balance Status register and a balance wait time. Cells are balanced with periodic measurements being performed at the balance cycle on time interval (see $Table 10$). These measurements are used to calculate the reduction in State of Charge (SOC) with each balancing cycle and to terminate balancing of a particular cell when the total SOC change target has been reached.

Select Auto Balance mode by setting the balance mode bits BMD[1:0] to 2'b11.

In Auto Balance mode, the ISL94212 cycles through each balance status register instance and turns on the balancing outputs corresponding to the bits set in each balance status register instance.

AUTO BALANCE SEQUENCE

The Auto Balance sequence is programmed using the "multiple" instance" Balance Status register and the balance status pointer bits.

The first cycle of the auto balance operation begins with the balance status pointer at location 1, specifying the first Balance Status register instance. For the next auto balance cycle, the balance status pointer increments to location 2. For each subsequent cycle, the pointer increments to the next Balance Status register instance, until a zero value instance is encountered. At this point the sequence repeats from the

balance status register instance at the balance status pointer location 1 until all the cells have met their SOC adjustment value.

For example, to balance odd numbered cells during the first cycle and even numbered cells on the second cycle: (see example in "Cell Balancing - Auto Mode" on page 88.)

- First set the balance status pointer to 1: $BSP[3:0] = 0001.$
- Specify the even bits by setting *Balance Status* register bits 0, 2, 4, 6, 8 and 10 to "1". Balance Status register = 14íh0555
- Set the balance status pointer to 2: BSP[3:0] = 0010.
- Specify the odd bits by setting *Balance Status* register bits 1, 3, 5, 7, 9 and 11 to "1". Balance Status register = 14'h0AAA
- Set the balance status pointer to 3: BSP[3:0] = 0011.
- Specify sequence termination by resetting all the bits in the *Balance Status* register to zero. The next cycle will go back to balance status pointer $= 1$. Balance Status register = 14'h0000.
- Leave the balance status pointer to 3: $BSP[3:0] = 0011.$

AUTO BALANCE TIMING

Set the desired interval between balancing cycles using the balance wait time bits BWT[2:0] (locations [4:2] of the Balance Setup register), see [Table 4 on page 25](#page-24-4) and [Table 5 on page 25](#page-24-3).

Set the balance cycle on time using the BTM[6:0] bits (locations [13:7] of the Watchdog/Balance Time register), see [Tables 9](#page-26-2) and [10](#page-26-4) on [page 27](#page-26-4).

Set or clear the BDDS bit, Bit 7 in the Device Setup register, as required. If BDDS is set, then cell balancing is turned off 10ms before the cell voltage scan at the end of each balance cycle. If BDDS is cleared, then balance functions remain "on" during Auto Balance mode cell scan measurements. BDDS must be set in Auto Balance mode when using the standard battery connection configuration shown in [Figure 50 on page 73](#page-72-1).

AUTO BALANCE (DELTA SOC) VALUE

The next step in setting up an Auto Balance operation is to program the balance value for each cell. The balance value (delta SOC) is the difference between the present charge in a cell and the desired charge for that cell.

The method for calculating the state of charge for a cell is left to the system designer. Typically, determining the state of charge is dependent on the chosen cell type and manufacturer, is dependent on cell voltage, charge and discharge rates, temperature, age of the cell, number of cycles, and other factors. Tables for determining SOC are often available from the battery cell manufacturer.

The balance value itself is a function of the current SOC, required SOC, balancing leg impedance, and sample interval. This value is calculated by the host microcontroller for each cell. The balancing leg impedance is made up of the external balance FET and balancing resistor. The sample interval is equal to the balance cycle on time period (e.g., each cell voltage is sampled at the end of the balance on time).

The balancing value B for each cell is calculated using the formula shown in **[Equation 1](#page-27-1).** (See also "Balance Value Calculation Example" on page 88):

$$
B = \frac{8191}{5} \times (CurrentSOC - TargetSOC) \times \frac{Z}{dt}
$$
 (EQ. 1)

Where:

 $B =$ the balance register value CurrentSOC = the present SOC of the cell (Coulombs) TargetSOC = the required SOC value (Coulombs) $Z =$ the balancing leg impedance (ohms) dt = the sampling time interval (Balance cycle on time in seconds) 8191/5 = a voltage to Hex conversion value

The balancing leg impedance is normally the sum of the balance FET $r_{DS(ON)}$ and the balance resistor.

The balancing value (B) can also be defined as in the set of equations following. Auto balance is guided by [Equations 2](#page-27-2) and 3 :

$$
SOC = I \times t = \frac{V}{Z} \times t
$$
 (EQ. 2)

$$
B = SOC \times \frac{Z}{dt} = \frac{V}{Z} \times t \times \frac{Z}{dt} = \frac{V}{dt} \times t
$$
 (EQ. 3)

Where:

dt = Balance cycle on time

t = Total balance time

Looking at **Equations 2** and $\overline{3}$, the impedance drops out of the equation, leaving only voltage and time elements. Thus, "B" becomes a collection of voltages that integrate during the balance cycle on time, and accumulate over the total balance time period, to equal the programmed delta capacity.

Twelve 28-bit registers are provided for the balance value for each cell. The balance values are programmed for all cells as needed using Balance Value registers 6'h20 to 6'h37 (see [Table 11](#page-27-0)</u> for the contents of the CELL1 Balance Values Register).

TABLE 11. BALANCE VALUES REGISTER CELL1 (ADDRESS 6'h20, 6'h21)

ADDR	15	6 14	-5 13	-4 12	-3 11	-2 10	1 9	0 8
6'20			B0107 B0106 B0105 B0104 B0103 B0102 B0101 B0100					
					B0113 B0112 B0111 B0110 B0109 B0108			
6'21			B0121 B0120 B0119 B0118 B0117 B0116 B0115 B0114					
								B0127 B0126 B0125 B0124 B0123 B0122

At the end of each balance cycle on time interval the ISL94212 measures the voltage on each of the cells that were balanced during that interval. The measured values are then subtracted from the balance values for those cells. This process continues until the balance value for each cell is zero, at which time the auto balancing process is complete.

AUTO BALANCE OPERATION

Once all of the cell balance FET controls, the balance values and the timers are set up, balance is enabled either by setting the BEN bit in the Balance Setup register or by sending a balance enable command.

Once enabled, the ISL94212 cycles through each instance of the Balance Status register for the duration given by the balance timeout. Between each balance status register instance, the device does a scan all operation and inserts a delay equal to the balance wait time. The process continues with the balance status pointer wrapping back to 1 until all the balance value registers equal zero. If one cell balance value register reaches zero before the others, balancing for that cell stops, but the others continue.

Resetting BEN, either directly or by using the Balance Inhibit command, stops the balancing functions but maintains the current Balance Value register contents. Auto balancing continues from the balance status register location 1 when BEN is reasserted.

When auto balancing is complete, the End of balance (EOB) bit in the Device Setup register is set and BEN bit is reset.

Balancing is not possible using the Auto Balance Mode while the ISL94212 is in Sleep mode. If the sleep command is received while the device is balancing (and the watchdog timer is off) then balancing continues until it is finished and device enters Sleep mode. If the watchdog timer is active during the Auto Balance mode and the device receives the sleep command, then balancing immediately stops and device enters Sleep mode. The WDTM bit is set when the watchdog timer expires (see [Table 12](#page-28-1)).

TABLE 12. AUTO BALANCE MODE WATCHDOG TIMER, BALANCE, SLEEP OPERATION

The watchdog can be disabled at any time by writing the watchdog password (6'h3A) to the watchdog password bits [WP5:0] in the Device Setup register (see [Table 13 on page 30\)](#page-29-3) and then writing 6'h00 to the watchdog timeout bits [WDG5:0] in the Watchdog/Balance Time register (see [Table 9 on page 27\)](#page-26-2).

Balance FET Drivers

External balancing FETs are controlled by current sources or current sinks attached to the cell balancing (CB) pins. The gate voltage on each FET is then controlled by a locally placed gate-to-source resistor. Voltage clamps are included at each CB output to limit the maximum gate drive voltage. Series gate resistors are used to protect both the external FET and internal IC circuits from external voltage transient effects. An internal gate-to-source connected resistor is used to provide a redundant gate discharge path.

A mix of N-channel and P-channel devices are used for the external FETs in order to remove the need for a charge pump. Cell 12, Cell 11 and Cell 10 balance positions use P-channel devices. The remaining positions use N-channel devices. The basic balance FET drive arrangement is shown in **Figure 30**.

Additional circuit guidelines are provided in the "Typical Applications Circuits" on page 72.

Reduced cell counts for fewer than 12 cells are accommodated by removing connections to the cells in the middle of the stack first. The top and bottom cell locations are always occupied. See [ìOperating the ISL94212 with Reduced Cell Countsî on page 78](#page-77-1) for suggested cell configurations when using fewer than 12 cells.

FIGURE 30. EXTERNAL FET DRIVING CIRCUITS

Device Setup Register

TABLE 13. DEVICE SETUP REGISTER (ADDRESS 6'h19)

	6	5 13	4 12	з 11	2 10	1 9	ο 8
BDDS		ISCN	SCAN	EOB		PIN37	PIN39
		WP ₅	WP4	WP3	WP ₂	WP1	WP ₀

BDDS

A function is provided to allow any cell balancing activity to be paused while measuring cell voltages in scan continuous mode and auto balance mode. This is controlled by the BDDS bit in the Device Setup register (address 6'h19) (see [Table 13](#page-29-3)). If BDDS is set, then cell balancing is inhibited during cell voltage measurement and for 10ms before the cell voltage scan. Balancing is reenabled at the end of the scan. This function only applies during the scan continuous mode and the auto balance mode. It is up to the host microcontroller to manually stop balancing functions (if required) before sending a scan or measure command.

WATCHDOG PASSWORD

Before writing a zero to the watchdog timer, which turns off the timer, it is necessary to write a password to the [WP5:0] bits. The password value is 6'h3A.

EOB

This End of balance bit indicates that a Timed Balance mode or an Auto Balance mode has completed.

SCAN

This bit is set in response to a Scan Continuous command and cleared by the Scan Inhibit command.

ISCN, PIN37, PIN39

The ISCN bit is used in the Open Wire scan. PIN37 and PIN39 bits show the state of the respective device pins.

Cell Balance Enabled Register

TABLE 14. CELLS BEING BALANCED REGISTER (ADDRESS 6'h3B)

To facilitate the system monitoring of the cell balance operation, the ISL94212 has a register that shows the present state of the balance drivers. [Table 14](#page-29-5) shows the Cells Being Balanced register, located on Page 2 at address 6'h3B. If the bit is "1" it indicates that the CBn output is enabled. A "0" indicates that the CBn output is disabled.

System Configuration

The ISL94212 provides two communications systems. An SPI synchronous port is provided for communication between a microcontroller and the ISL94212. For standalone (non-daisy chain) systems, the SPI port is the only port needed. In systems where there is more than one ISL94212, daisy chain (asynchronous) ports provide communication between the SPI port on the Master and other ISL94212 devices.

The communications setup is controlled by the COMMS SELECT 1 and COMMS SELECT 2 pins on each device. These pins specify whether the ISL94212 is a standalone device, the daisy chain master, the daisy chain top, or a middle position in the daisy chain. See [Figures 31](#page-30-3) and [32](#page-30-4) and [Table 15.](#page-30-5) This configuration also specifies the use of SPI or daisy chain on the communication ports.

FIGURE 31. NON-DAISY CHAIN COMMUNICATIONS CONNECTIONS AND SELECT

. All communications are conducted through the SPI port in single 8-bit byte increments. The MSB is transmitted first and the LSB is transmitted last.

Commands in non-daisy chain systems are composed of a read/write bit, page address (3 bits), data address (6 bits) and data (6 bits). Commands in daisy chain systems are composed of a device address (4 bits), a read/write bit, page address (3 bits), data address (6 bits), data (6 bits), and CRC (4 bits).

Commands and data are memory mapped to 14-bit data locations. The memory map is arranged in pages. Pages 1 and 2 are used for volatile data. Page 3 contains the action and communications administration commands. Page 4 accesses non-volatile memory. Page 5 is used for factory test.

FIGURE 32. DAISY CHAIN COMMUNICATIONS CONNECTIONS AND **SELECTION**

SPI Interface

The ISL94212 operates as a SPI slave capable of bus speeds up to 2Mbps. Four lines make up the SPI interface: SCLK, DIN, DOUT and *CS*. The SPI interface operates in either full duplex or half duplex mode depending on the daisy chain status of the part.

The DOUT line is normally tri-stated (high impedance) to allow use in a multidrop bus. DOUT is only active when *CS* is low.

Full Duplex Operation

In non-daisy chain applications, the SPI bus operates as a standard, full duplex, SPI port. Read and write commands are sent to the ISL94212 in 8-bit blocks. *CS* is taken high between each block. Data flow is controlled by interpreting the first bit of each transaction and counting the requisite number of bytes. It is the host microcontroller's responsibility to ensure that commands are correctly formulated as an incorrect formulation, (e.g., read bit instead of write bit), would cause the port to lose synchronization. There is a timeout period associated with the *CS* inactive (high) condition, which resets all the communications counters. This effectively resets the SPI port to a known starting condition. If CS stays high for more than 100us then the SPI state machine resets.

The ISL94212 responds to read commands by loading the requested data to its output buffer. The output buffer contents are then loaded to the shift register when *CS* goes low and are shifted out on the *DOUT* line on the falling edges of *SCLK*. This sequence continues until all the requested data has been sent. All single register read commands and responses are 2-bytes long. All bytes are handled in pairs during device reads. Device writes are 3-bytes long.

A pending device response from a previous command is sent by the ISL94212 during the first 2 bytes of the 3-byte Write transaction. The third byte from the ISL94212 is then discarded by the host microcontroller. This maintains sequencing during 3-byte (Write) transactions.

Half Duplex Operation

The SPI operates in half duplex mode in Daisy Chain applications (see $Table 15$ on page 31). Data flow is controlled by a handshake system using the DATA READY and CS signals. DATA READY is controlled by the ISL94212. CS is controlled by the host microcontroller. This handshake accommodates the delay between command receipt and device response due to the latency of the daisy chain communications system.

Responses from stack devices are received by the stack Master (stack bottom device). The stack Master then asserts its DATA READY output once the first full data byte is available. The host microcontroller responds by asserting \overline{CS} and clocking the data out of the *DOUT* port. The DATA READY line is then cleared and DOUT is tri-stated in response to $\overline{\text{CS}}$ being taken high. In this mode the DIN and DOUT lines may be connected externally.

Half duplex communications are conducted using the DATA READY/CS handshake as follows:

- 1. The host microcontroller sends a command to the ISL94212 using the $\overline{\text{CS}}$ line to select the ISL94212 and clocking data into the ISL94212 DIN pin.
- 2. The ISL94212 asserts DATA READY low when it is ready to send data to the host microcontroller. When DATA READY is low, the ISL94212 is in transmit mode and will ignore any data on DIN.
- 3. The host microcontroller asserts \overline{CS} low and clocks 8 bits of data out of DOUT using *SCLK*.
- 4. The host microcontroller then raises $\overline{\text{CS}}$. The ISL94212 responds by raising DATA READY and tri-stating DOUT.
- 5. The ISL94212 reasserts DATA READY for the next byte and so on.

The host microcontroller must service the ISL94212 if DATA READY is low before sending further commands. Any data sent to DIN while DATA READY is low is ignored by the ISL94212.

A 4 byte data buffer is provided for SPI communications. This accommodates all single transaction responses. Multiple responses, such as those that may be produced by a device detecting an error would overflow this buffer. It is important therefore that the host microcontroller reads the first byte of data before a 5th byte arrives on the Master device's daisy chain port so as not to risk losing data.

The DATA READY output from the ISL94212 is not asserted if $\overline{\text{CS}}$ is already asserted. It is possible for the microcontroller to interrupt a sequential data transfer by asserting $\overline{\text{CS}}$ before the ISL94212 asserts DATA READY. This causes a conflict with the communications and is not recommended. A conflict created in this manner would be recognized by the microcontroller either not receiving the expected response or receiving a communications failure notification.

Interface timing for full and half duplex SPI transfers are shown in $Figures 2$ and 3 on page 14 .

Examples of full duplex SPI read and write sequences are shown in [Figures 33](#page-31-1) and [34.](#page-32-4)

Non-daisy Chain Systems

In non-daisy chain (standalone) systems, all communications sent from the master are 2 or 3 bytes in length. Data read and action commands are 2 bytes. Data writes are 3 bytes. Device responses are 2 bytes in length and contain data only.

Commands are composed of a read/write bit, page (3 bits), data address (6 bits) and data (6 bits).

Action commands, such as scan and communications administration commands are treated as reads.

Non-daisy chain communications are conducted without CRC (Cyclical Redundancy Check) error detection.

The rules for non-daisy chain installations are shown in [Table 16.](#page-32-5)

TABLE 16. ISL94212 DATA INTERPRETATION RULES FOR NON-DAISY CHAIN INSTALLATIONS

Normal Communications

Non-daisy chain devices do not generate a response to write or system level commands. Data integrity may be verified by reading register contents after writing. The ISL94212 does nothing in response to a write or administration command that is not recognized. An unrecognized read command returns 16íh0000. An incomplete command, such as may occur if communications are interrupted, is registered as an unrecognized command either when \overline{CS} is taken high or after a

timeout period. The communications interface is reset after the timeout period.

The following commands have no meaning in non-daisy chain systems such as:

- Identify
- ACK
- ï NAK

The Sleep and Wakeup commands are sent as normal commands.

The device resets on receipt of the Reset command.

Alarm Signals

The FAULT logic output is asserted low in response to a fault condition. The output then remains low until the bits of the Fault Status register are reset. The host microcontroller writes 14[']h0000 to this register to clear the bits. Bits in the fault data registers must first be cleared before the associated bits in the Fault Status register can be cleared. Additionally, the fault status of each part may be obtained at any time by reading the Fault Status register.

The FAULT logic output is asserted in Sleep mode, if a fault has been detected and has not been cleared.

Communication Faults

There is no specific response to a communications fault. A fault is indicated by an absence of normal communications function.

Non-daisy chain device responses are 2-byte sequences containing 14-bit data with leading zeros. Non-daisy chain responses are conducted without CRC (Cyclical Redundancy Check) error detection.

Fault Response in Sleep Mode

When a standalone device is in Sleep mode, the device may still detect faults if operating in the Scan Continuous mode. If an error occurs, the FAULT output pin is asserted low.

Example Communications

An example read response is shown in [Figure 35](#page-33-5).

FIGURE 35. NON-DAISY CHAIN DEVICE RESPONSE EXAMPLE: CELL 7 VOLTAGE = 16íh170A (3.6V)

Examples of the various write command structures for non-daisy chain installations are shown in **Figures 36A** through [36F](#page-33-7). **Daisy Chain Systems**

FIGURE 36A. DEVICE LEVEL COMMAND: *SLEEP*

FIGURE 36B. DEVICE LEVEL COMMAND: *WAKE UP*

FIGURE 36C. DEVICE READ: GET CELL 7 DATA

FIGURE 36D. DEVICE LEVEL COMMAND: *SCAN VOLTAGES*

FIGURE 36E. DEVICE LEVEL COMMAND: *MEASURE* CELL 5 VOLTAGE

FIGURE 36F. DEVICE WRITE: WRITE EXTERNAL TEMPERATURE $LIMIT = 14[']hOFFF$

FIGURE 36. NON-DAISY CHAIN DEVICE READ AND WRITE EXAMPLES

The daisy chain communication is intended for use with large stacks of battery cells where a number of ISL94212 devices are used.

Daisy Chain Ports

A daisy chain consists of a bottom device, a top device and up to 12 middle devices. The ISL94212 device located at the bottom of the stack is called the Master and communicates to the host microcontroller using SPI communications and to other ISL94212 devices using the daisy chain port. Each middle device provides two daisy chain ports: one is connected to the ISL94212 above in the stack and the other to the ISL94212 below. Communications between the SPI and daisy chain interfaces are buffered by the master device to accommodate timing differences between the two systems.

The daisy chain ports are fully differential, DC balanced, bidirectional and AC-coupled to provide maximum immunity to EMI and other system transients while only requiring two wires for each port. Four operating data rates are available and are configurable by pin selection using the COMMS RATE 0 and COMMS RATE 1 pins (see [Table 17\)](#page-33-4).

TABLE 17. DAISY CHAIN COMMUNICATIONS DATA RATE SELECTION

Maximum operating data rates is 2Mbps for the SPI interface. When using the daisy chain communications system it is recommended that the synchronous communications data rate be at least twice that of the daisy chain system.

The communications pins are monitored when the device is in Sleep mode, allowing the part to wake up in response to communications.

Communications Protocol

All daisy chain communications are passed from device to device such that all devices in the stack receive the same information. Each device then decodes the message and responds as needed. The originating device (Master in the case of commands, addressed device or top stack device in the case of responses) generates the system clock and data stream. Each device delays the data stream by one clock cycle. Each device knows its stack location (see command "Identify" on page 40). Each device knows the total number of devices in the stack. Each originating device adds a number of clock pulses to the daisy chain data stream to allow transmission through the stack.

All communications from the host microcontroller are passed from device to device to the last device in the chain (top device). The top device responds to read and write messages with an "ACK" (or with the requested data if this is the addressed device and the message was a read command). The addressed device then waits to receive the "ACK" before responding. With data, in the case of a read, or with an "ACK" in the case of a write. Action commands such as the Scan commands do not require a response.

A read or write communications transmission is only considered to be complete following receipt of a response from the target device or the identification of a communications fault condition. The host microcontroller should not transmit further data until either a response has been received from the target stack device or a communications fault condition has been identified. A normal daisy chain communications sequence for a stack of 10 devices: read device 4, cell 7 data, is illustrated in **[Figure 37 on page 35](#page-34-1)**. The maximum response time: time from the rising edge of $\overline{\text{CS}}$ at the end of the first byte of a read/write command, sent by the host microcontroller, to the assertion of DATA READY by the master device, is given in [Table 18](#page-34-2) for various daisy chain data rates.

- \cdot Host microcontroller sends "Read device 4, cell $7"$ = Packet A
- Master begins relaying Packet A following receipt of the $1st$ byte of A. Master adds 10 extra clock cycles to allow all stack devices to relay the message.
- Device 4 receives and decodes "Read device 4, cell 7" and waits for a response from top stack device.
- Top stack device (device 10) receives and decodes Packet A.
- • Device 10 responds "ACK". Device 10 adds 10 clock cycles to allow all stack devices to relay the message.
- Device 4 receives and decodes ACK.
- Device 4 transmits the cell 7 data = Packet B. Device 4 subtracts one clock cycle to synchronize timing for lower stack devices to relay the message.
- Master asserts DATA READY after receiving the 1st byte of Packet B.
- \cdot Host responds by asserting \overline{CS} and clocking out 8 bits of data from DOUT. $\overline{\text{CS}}$ is taken high following the 8^{th} bit. The master responds by taking DATA READY high and tri-stating DOUT. Master asserts DATA READY after receiving the next byte and so on.

FIGURE 37. DAISY CHAIN READ EXAMPLE "READ DEVICE 4, CELL 7", STACK OF 10 DEVICES

TABLE 19. ISL94212 DATA INTERPRETATION RULES FOR DAISY CHAIN INSTALLATIONS

Communication Sequences

All Daisy chain device responses are 4-byte sequences, except for the responses to the Read All command. All responses start with the device stack address. All responses use a 4-bit CRC. The response to the "Read All Commands" is to send a normal 4-byte data response for the first data segment and continue sending the remaining data segments in 3-byte sections composed of data address, data and CRC. This creates an anomaly with the normal CRC usage in that the first 4 bytes have a 4-bit CRC at the end (operating on 3.5 bytes of data) while the remaining bytes have a CRC which only operates on 2.5 bytes. The host microcontroller, having requested the data, must be prepared for this.

Daisy chain devices require device stack address information to be added to the basic command set. Daisy chain writes are 4-byte sequences. Daisy chain reads are 3 bytes. Action commands, such as scan and communications administration commands are treated as reads. Daisy chain communications employ a 4-bit CRC (Cyclic Redundancy Check) using a polynomial of the form $1 + x + x^4$. The first four bits of each Daisy chain transmission contain the stack address, which can be any number from 0001 to 1110. All devices respond to the Address All (1111) and Identify (0000) stack addresses. The fifth bit is set to '1' for write and '0' for read. The rules for daisy chain installations are shown in [Table 19.](#page-35-2)

CRC Calculation

Daisy chain communications employ a 4-bit CRC using a polynomial of the form $1 + x + x^4$. The polynomial is implemented as a 4 stage internal XOR standard linear feedback shift register as shown in [Figure 38.](#page-35-3) The CRC value is calculated using the base command data only. The CRC value is not included in the calculation.

The host microcontroller calculates the CRC when sending commands or writing data. The calculation is repeated in the ISL94212 and checked for compliance. The ISL94212 calculates the CRC when responding with data (device reads). The host microcontroller then repeats the calculation and checks for compliance.

FIGURE 38. 4-BIT CRC CALCULATION

f CRC4 (using polynomial $1 + X + X^4$) y) To UBound(arraycopy) or CRC4 calculations y) Then And $&H80$) > 0 ycopy(i) And &H7F) * 2 sheet, Fig 11: 4-bit CRC calculation RC4 result

FIGURE 39. CRC CALCULATION ROUTINE (VISUAL BASIC) EXAMPLE

April 23, 2015

Daisy Chain Addressing

When used in a daisy chain system each individual device dynamically assigns itself a unique address (see "Identify" on [page 40\)](#page-39-0). In addition, all daisy chain devices respond to a common address allowing them to be controlled simultaneously (e.g., when using the balance enable and balance inhibit commands). See "Communication and Measurement Diagrams" [on page 50](#page-49-0) and "Communication and Measurement Timing Tables" on page 56.

The state of the COMMS SELECT 1, COMMS SELECT 2, COMMS RATE 0, and COMMS RATE 1 pins can be checked by reading the CSEL[2:1] and CRAT[1:0] bits in the Comms Setup register, (see [Table 20](#page-37-1)). The SIZE[3:0] bits show the number of devices in the daisy chain and the ADDR[3:0] bits indicate the location of a device within the Daisy Chain.

Examples of the various read and write command structures for daisy chain installations are shown in **Figures 40C** through [40G.](#page-38-0) The MSB is transmitted first and the LSB is transmitted last.

FIGURE 40E. ELEMENT LEVEL COMMAND: DEVICE 4, MEASURE CELL 5 VOLTAGE

FIGURE 40. DAISY CHAIN DEVICE READ AND WRITE EXAMPLES

Response examples are shown in **Figures 41A** through [41D.](#page-39-1)

FIGURE 41A. DEVICE DATA RESPONSE: DEVICE 9, CELL 7 VOLTAGE = 14íh170A (3.6V)

FIGURE 41B. DEVICE COMMUNICATIONS ADMINISTRATION RESPONSE: DEVICE 10, ACK

FIGURE 41C. DEVICE COMMUNICATIONS ADMINISTRATION RESPONSE: *IDENTIFY*, DEVICE 4, MID STACK DEVICE

FIGURE 41. DAISY CHAIN DEVICE RESPONSE EXAMPLES

Daisy Chain Commands

Normal communications include the normal usage of the read, write and system level commands. System level commands come in two types: action commands such as the scan and measure commands which require the devices to perform measurements and administration commands such as Reset. Daisy chain devices also use commands such as ACK to indicate communications status. All Daisy chain communications, except the scan, measure and reset commands, require a response from the addressed device.

Identify

Identify mode is a special case mode that must be executed before any other communications to Daisy chained devices, except for the Sleep and Wakeup commands. The Identify command initiates address assignments to the devices in the Daisy chain stack.

While in Identify mode devices determine their stack position. **Identify mode** is entered on receipt of the "base" Identify command (this is the Identify command with the device address set to 6'h00). The Top stack device responds ACK on receiving the base identify command and then enters the Identify mode. Other stack devices wait to allow the ACK response to be relayed to the host microcontroller then they enter Identify mode. Once in Identify mode all stack devices except the Master load address 4íh0 to their stack address register. The Master (identified by the state of the Comms Select pins = 2'b01) loads 4'h1 to its stack address.

On receiving the ACK response the host microcontroller then sends the Identify command with stack address 6'h2 (i.e., 24'h0000 0011 0010 0100 0010 0110). The stack address is bolded. The last four bits are the corresponding CRC value. The Master passes the command onto the stack. The device at stack position 2 responds by setting the stack address bits (ADDR[3:0]) and stack size bits (SIZE[3:0]) in the Comms Setup register to 4íh2 and returns the identify response with CRC and an address of 6'h32 (i.e., 32'b0000 0011 0010 0111 0010 0000 0000 1111). The address bits are bolded. The address bits contains the normal stack address (2'h0010) and the state of the Comms Select pins (2'b11). Note that the in an identify response the data LSBs are always zero.

The host microcontroller then sends the Identify command with stack address 6íh3. Device 3 responds by setting its stack address and stack size information to 4'h3 and returning the identify response with address 6'h33. Devices 1 and 2 set their stack size information to 4'h3.

The process continues with the host microcontroller incrementing the stack address until all devices in the stack have received their stack address. Identified devices update their stack size information with each new transmission. The stack Top device (identified by the state of the Comms Select pins = 10) loads the stack address and stack size information and returns the Identify response with address 6'h2x, where x corresponds to the stack position of the Top device. The host microcontroller recognizes the top stack response and loads the total number of stack devices to local memory. The host microcontroller then sends the *I*dentify command with data set to 6'h3F. Devices exit Identify mode on receipt of this command. The stack Top device responds ACK. An example Identify transmit and receive sequence for a stack of 3 devices is shown in [Figure 42.](#page-40-0)

When in Normal mode, only the base Identify command is recognized by devices. Any other Identify command variant or an Identify command sent with a nonzero stack address causes a NAK response from the addressed device(s).

FIGURE 42. *IDENTIFY* EXAMPLE. STACK OF 3 DEVICES

TABLE 21. IDENTIFY TIMING WITH DAISY CHAIN OPERATING AT 500kHz

IDENTIFY TIMING

To determine the time required to complete an identify operation, refer to **Table 21.** In the table are two SPI command columns showing the time required to send the Identify command and receive the response (with an SPI clock of 1MHz.) In the case of the Master, there are no daisy chain clocks, so all three bytes of the send and four bytes of the receive are accumulated. For the daisy chain devices, the daisy communication overlaps with two of the SPI send bytes and with three of the SPI receive bytes, so there is no extra time needed for these bits.

Once the device receives the Identify command, it adds a delay time before sending the response back to the master. Then, on

receiving the daisy response, the Master sends the response to the Host through the SPI port.

There is a column showing the time for each Identify command and, in the second column from the right, is a column showing the total accumulated time required to send all Identify commands for each of the cell configurations. The final column on the right adds the Identify complete timing to the total. The Identify complete command takes the same number of clock cycles as the last Identify command.

NUMBER OF DEVICES (2 MINIMUM)	SPI COMMAND SEND TIME (μs)	DAISY TRANSMIT TIME (μs)	RESPONSE DELAY (μs)	DAISY RECEIVE TIME (μs)	SPI COMMAND RECEIVE TIME $($ µs $)$	TIME FOR EACH DEVICE $($ µs $)$	IDENTIFY TOTAL TIME (μs)	IDENTIFY + IDENTIFY COMPLETE TIME (μs)
1 (Master)	24	0	0	$\mathbf 0$	32	56	56	56
$\overline{2}$	8	100	34	132	8	282	338	620
3	8	104	34	136	8	290	628	918
4	8	108	34	140	8	298	926	1224
5	8	112	34	144	8	306	1232	1538
6	8	116	34	148	8	314	1546	1860
$\overline{7}$	8	120	34	152	8	322	1868	2190
8	8	124	34	156	8	330	2198	2528
9	8	128	34	160	8	338	2536	2874
10	8	132	34	164	8	346	2882	3228
11	8	136	34	168	8	354	3236	3590
12	8	140	34	172	8	362	3598	3960
13	8	144	34	176	8	370	3968	4338
14	8	148	34	180	8	378	4346	4724

TABLE 22. IDENTIFY TIMING WITH DAISY CHAIN OPERATING AT 250kHz

ACK (Acknowledge)

ACK is used by daisy chain devices to acknowledge receipt of a valid command. ACK is also useful as a communications test command: the stack top device returns ACK in response to successful receipt of the ACK command. No other action is performed in response to an ACK.

NAK (Not Acknowledge)

Receipt of an unrecognized command by either the target device or the top stack device results in a NAK being returned by that device. If a command addressed to all devices using the Address All stack address 1111 or the Identify stack address 0000 is not recognized by any device, then all devices not recognizing the command respond NAK. In this case, the host microcontroller receives the NAK response from the lowest stack device that failed to recognize the command. An incomplete command (e.g., one that is less than the length required) also causes a NAK to be returned.

Reset

All digital registers can be reset to their power-up condition using the *Reset* Command.

Daisy chain devices must be reset in sequence from top stack device to stack bottom (Master) device. Sending the *Reset* command to all devices using the address all stack address has no effect. There is no response from the stack when sending a Reset command.

All stack address and stack size information is set to zero in response to a *Reset* command. Once all devices have been reset it is necessary to reprogram the stack address and stack size information using the *Identify* command.

Note: A Reset command should be issued following a "hard reset" in which the EN pin is toggled.

Address All

The "Address All" stack address 1111 is used with device commands to cause all stack devices to perform functions simultaneously.

Alarm Signals

Bits are set in the following fault data registers:

- Overvoltage register (address 6'h00),
- Undervoltage register (address 6'h01),
- Open Wires register (address 6'h02),
- Over-temperature register (address 6'h06)

Bits are also set in the Fault Status register (address 6'h04) in response to a fault being detected. Additionally, the bits from each of the fault data registers are OR'd and reflected to bits in the Fault Status register (one bit per data register).

A fault is registered when any of the bits in the Fault Status register is asserted. Two fault response methods are provided to indicate the existence of a fault: a fault response is sent via the daisy chain communications interface and the FAULT logic output is asserted low immediately on detection of the fault. The FAULT output remains low until the bits of all fault data registers and the Fault Status register are reset (host microcontroller writes 14'h0000 to these registers to clear the bits).

The Daisy chain fault response is immediate, as long as there is no communication activity on the device ports and comprises the normal fault status register read response. The fault response is only sent for the first fault occurrence. Subsequent faults do not activate the fault response until after the fault status register has been cleared.

If a fault occurs while the device ports are active, then the device waits until communication activity ceases before sending the fault response. The host microcontroller has the option to wait for this response before sending the next message. Alternately, the host microcontroller may send the next message immediately (after allowing the daisy chain ports to clear - see "Sequential Daisy Chain communications" on page 55). Any conflicts resulting from additional transmissions from the stack are recognized by the lack of response from the stack.

[Table 24](#page-42-2) provides the maximum time from DATA READY going low for the last byte of the normal response to DATA READY going low for the first byte of the fault response in the case where a fault response is held up by active communications.

Further, read communications to the device, return the fault response followed by the requested data. Write communications return only the fault response. Action commands return nothing. The host microcontroller resets the register bits corresponding to the fault by writing 14'h0000 to the Fault Status register, having first cleared the bits in the fault data register(s) if these are set. The device then responds ACK as with a normal write response since the fault status bits are now cleared. This also prevents further fault responses unless the fault reappears, in which case the fault response is repeated.

Watchdog Function

TABLE 25. WATCHDOG/BALANCE TIME REGISTER (ADDRESS 6'h15)

A watchdog function is provided as part of the daisy chain communications fault detection system. The watchdog has no effect in non-daisy chain systems. The watchdog timeout is settable in two ranges using the lower 7 bits of the *Watchdog/Balance time register (see [Table 25\)](#page-42-0).* The low range (7íb0000001 to 7íb0111111) provides timeout settings in 1s increments from 1s to 63s. The high range (7'b1000000 to 7íb1111111) provide timeout settings in 2 minute intervals from 2 minutes to 128 minutes (see [Table 26](#page-42-1) for details).

TABLE 26. WATCHDOG TIMEOUT SETTINGS

A zero setting (7íb0000000) disables the watchdog function. A watchdog password function is provided to guard against accidental disabling of the watchdog function. The upper 6 bits of the Device Setup register must be set to 6'h3A (111010) to allow the watchdog to be set to zero. The watchdog is disabled by first writing the password to the Device Setup register (see Table 13 [on page 30\)](#page-29-0) and then writing zero to the lower bits of the Watchdog/Balance time register. The password function does not prevent changing the watchdog timeout setting to a different nonzero value.

Each device must receive a valid communications sequence before its watchdog timeout period is exceeded. Failure to receive valid communications within the required time causes the WDGF bit to be set in the Fault Status register and the device to be placed in Sleep mode, with all measurement and balancing functions disabled. Daisy chain devices assert the FAULT output in response to a watchdog fault and maintain this asserted state while in Sleep mode. Notice that no watchdog fault response is automatically sent on the daisy chain interface.

The watchdog continues to function when the ISL94212 is in Sleep mode. Parts in Sleep mode assert the FAULT output when the watchdog timer expires.

A valid communications sequence is one that requires an action or response from the device. Address All commands, such as the Scan and Balance commands provide a simple way to reset the watchdog timers on all devices with a single communication. Single device communications (e.g., *ACK*) must be sent individually to each device to reset the watchdog timer in that device. A read of the Fault Status register of each device is also a good way to reset the watchdog timer on each device. This functionality guards against situations where a runaway host microcontroller might continually send data.

Communications Faults

Communication Failure

All commands except the Scan, Measure and Reset commands require a response from either the stack top device or the target device (see [Table 27](#page-43-0)), each device in the stack waits for a response from the stack device above. Correct receipt of a command is indicated by the correct response. Failure to receive a response within a timeout period indicates a communications fault. The timeout value is stack position dependent. The device that detects the fault then transmits the Communications Failure response, which includes its stack address.

TABLE 27. SUMMARY OF NORMAL COMMUNICATIONS RESPONSES AND THE COMMUNICATIONS TIMEOUT FUNCTION

COMMAND	TOP STACK DEVICE RESPONSE	TARGET DEVICE RESPONSE	DEVICE WAITS FOR A RESPONSE FOR THIS COMMAND?
Read	ACK	Data	Yes
Write	ACK	ACK	Yes
Scan Voltages			No
Scan Temperatures			No
Scan Mixed		\overline{a}	No
Scan Wires			No
Scan All			No
Scan Continuous	ACK	ACK	No
Scan Inhibit	ACK	ACK	No
Measure			No
Identify	ACK	NAK	No

TABLE 27. SUMMARY OF NORMAL COMMUNICATIONS RESPONSES AND THE COMMUNICATIONS TIMEOUT FUNCTION (Continued)

NOTE: Comms Failure is a device response only and has no meaning as a command.

If the target device receives a communications failure response from the device above then the target device relays the communications failure followed by the requested data (in the case of a read) or simply relays the communications failure only (in the case of a Write, Balance command, etc). The maximum time required to return the Communications Failure response to the host microcontroller (the time from the falling edge of the 24th clock pulse of an SPI command to receiving a DATA READY low signal) is given for various data rates in [Table 28.](#page-43-1)

A communications fault can be caused by one of three circumstances: the communications system has been compromised, the device causing the fault is in Sleep mode or that a daisy chain input port is in the wrong idle state. This latter condition is unlikely but could arise in response to external influence, such as a large transient event. The daisy chain ports are forced to the correct idle condition at the end of each communication. An external event would have the potential to ìflipî the input such that the port settles in the inverse state.

A flipped input condition recovers during the normal course of communications. If a flipped input is suspected, having received notification of a communications fault condition for example, the user may send a sequence of all 1's (e.g., FF FF FF FF) to clear the fault. Wait for the resulting NAK response and then send an ACK to the device that reported the fault. The "all 1" sequence allows a device to correct a flipped condition via normal end of the

communication process. The command FB FF FF FF also works and contains the correct CRC value (should this be a consideration in the way the control software is set up).

If the process mentioned previously results in a Communications Failure response, the next step is for the host microcontroller to send a Sleep command, wait for all stack devices to go to sleep, then send a Wakeup command. If successful then the host microcontroller receives an ACK once all devices are awake. In the case where a single stack device was asleep, the devices above the sleeping device would not have received the Sleep command and would respond to the Wakeup sequence with a NAK due to incomplete communications. The host microcontroller would then send a command (e.g., ACK) to check that all devices are awake. This process can be repeated as often as needed to wakeup sleeping devices.

In the event that the Wakeup command does not generate a response, this is a likely indication that the communications have been compromised. The host microcontroller may send a Sleep command to all units. If the communications watchdog is enabled then all parts go automatically into Sleep mode when the watchdog period expires so long as there are no valid communications activity. [Table 27](#page-43-0) provides a summary of the normal responses and an indication if the device waits for a response from the various communications commands.

Scan Counter

A scan counter is provided to allow confirmation of receipt of the Scan and Measure commands. This is a 4-bit counter located in the Scan Count register (page 1, address 6'h16). The counter increments each time a Scan or Measure command is received. This allows the host microcontroller to compare the counter value before and after the Scan or Measure command was sent to verify receipt. The counter wraps to zero when overflowed.

The scan counter increments whenever the ISL94212 receives a Scan or Measure command. The ISL94212 does not perform a requested scan or measure function if there is already a scan or measure function in progress, but it still increments the scan counter.

Daisy Chain Communications Conflicts

Conflicts in the daisy chain system can occur if both a stack device and the host microcontroller are transmitting at the same time, or if more than one stack device transmits at the same time. Conflicts caused by a stack device transmitting at the same time as the host microcontroller are recognized by the absence of the required response (e.g., an ACK response to a write command), or by the scan counter not being incremented in the case of Scan and Measure commands.

Conflicts which arise from more than one device transmitting simultaneously can occur if two devices detect faults at the same time. This can occur when the stack is operating normally (e.g., if two devices register an undervoltage fault in response to a scan voltages command sent to all devices). It is recommended that the host microcontroller checks the Fault Status register contents of all devices whenever a Fault response is received from one device.

Memory Checksum

There are two checksum operations, one for the EEPROM and one for the Page 2 registers.

Two registers are provided to verify the contents of EEPROM memory. One (Page 4, address 6'h3F) contains the correct checksum value, which is calculated during factory testing at Intersil. The other (Page 5, address 6'h00) contains the checksum value calculated each time the nonvolatile memory is loaded to shadow registers, either after a power cycle or after a device reset. An inequality between these two numbers indicates corruption of the shadow register contents (and possible corruption of EEPROM data). The external microcontroller needs to compare the two registers, since it is not automatic. Resetting the device (using the Reset command) reloads the shadow registers. A persistent difference between these two register values indicates EEPROM corruption.

All Page 2 registers (device configuration registers) are subject to a checksum calculation. A Calculate Register Checksum command calculates the Page 2 checksum and saves the value internally (it is not accessible). The Calculate Register Checksum command may be run any time, but should be sent whenever a Page 2 register is changed.

A Check Register Checksum command recalculates the Page 2 checksum and compares it to the internal value. The occurrence of a Page 2 checksum error sets the PAR bit in the Fault Status register and causes a Fault response accordingly. The normal response to a PAR error is for the host microcontroller to rewrite the Page 2 register contents. A PAR fault also causes the device to cease any scanning or cell balancing activity.

See items 42 through 49 in [Table 30 on page 47](#page-46-0).

Settling Time Following Diagnostic Activity

The majority of diagnostic functions within the ISL94212 do not affect other system activity and there is no requirement to wait before conducting further measurements. The exceptions to this are the open wire test and cell balancing functions.

Open Wire Test

The open wire test loads each VCn pin in turn with 150µA or 1mA current. This disturbs the cell voltage measurement while the test is being applied e.g., a 1mA test current applied with an input path resistance of 1kΩ reduces the pin voltage by 1V. The time required for the cell voltage to settle following the open wire test is dependent on the time constant of components used in the cell input circuit. The standard input circuit ([Figure 50 on](#page-72-0) [page 73\)](#page-72-0) with the components given in [Table 48 on page 77](#page-76-0) provide settling to within 0.1mV in approximately 2.8ms. This time should be added at the end of each open wire scan to allow the cell voltages to settle.

Cell Balancing

The standard applications circuit (**Figure 50 on page 73**) configures the balancing circuits so that the cell input measurement reads close to zero volts when balancing is activated. There are time constants associated with the turn-on

and turn-off characteristics of the cell balancing system that must be allowed for when conducting cell voltage measurements.

The turn-on time of the balancing circuit is primarily a function of the 25µA drive current of the cell balancing output and the gate charge characteristic of the MOSFET and needs to be determined for a particular setup. Turn-on settling times to within 2mV of final "on" value are typically less than 5ms.

The turn-off time is a function of the MOSFET gate charge and the VGS connected resistor and capacitor values (for example R₂₇ and C₂₇ in [Figure 50 on page 73\)](#page-72-0) and is generally longer than the turn-on time. As with the turn-on case, the turn-off time needs to be determined for the particular components used. Turn-off settling times in the range 10ms to 15ms are typical for settling to within 0.1mV of final value.

Fault Signal Filtering

Filtering is provided for the cell overvoltage, cell undervoltage, V_{BAT} open and VSS open tests. These fault signals use a totalizing method in which an unbroken sequence of positive results is required to validate a fault condition. The sequence

length (number of sequential positive samples) is set by the [TOT2:0] bits in the Fault Setup register. See [Table 29.](#page-45-0)

Separate filter functions are provided for each cell input and for the V_{BAT} and VSS open faults. The filter is reset whenever a test results in a negative result (no fault). All filters are reset when the Fault Status register [TOT2:0] bits are changed. When a fault is detected, the [TOT2:0] bits should be rewritten.

The cell overvoltage, cell undervoltage, V_{BAT} open and VSS open faults are sampled at the same time at the end of a Scan Voltages command. The cell undervoltage and cell overvoltage signals are also checked following a Measure cell voltage command.

Fault Diagnostics

The ISL94212 incorporates extensive fault diagnostics functions, which include cell overvoltage and undervoltage as well as open cell input detection. The current status of all faults is accessible using the ISL94212 registers. [Table 30](#page-46-0) shows a summary of commands and responses for the various fault diagnostics functions.

SCAN	SCAN INTERVAL (ms)	TOTALIZE - FAULT SETUP REGISTER								
INTERVAL CODE		1 000	$\mathbf{2}$ 001	4 010	8 011	16 100	32 101	64 110	128 111	
0000	16	16	32	64	128	256	512	1024	2048	
0001	32	32	64	128	256	512	1024	2048	4096	
0010	64	64	128	256	512	1024	2048	4096	8192	
0011	128	128	256	512	1024	2048	4096	8192	16384	
0100	256	256	512	1024	2048	4096	8192	16384	32768	
0101	512	512	1024	2048	4096	8192	16384	32768	65536	
0110	1024	1024	2048	4096	8192	16384	32768	65536	131072	
0111	2048	2048	4096	8192	16384	32768	65536	131072	262144	
1000	4096	4096	8192	16384	32768	65536	131072	262144	524288	
1001	8192	8192	16384	32768	65536	131072	262144	524288	1048576	
1010	16384	16384	32768	65536	131072	262144	524288	1048576	2097152	
1011	32768	32768	65536	131072	262144	524288	1048576	2097152	4194304	
1100	65536	65536	131072	262144	524288	1048576	2097152	4194304	8388608	

TABLE 29. FAULT TOTALIZING TIME (ms) AS A FUNCTION OF SCAN INTERVAL AND NUMBER OF TOTALIZED SAMPLES

TABLE 30. SUMMARY OF FAULT DIAGNOSTICS COMMANDS AND RESPONSES

TABLE 30. SUMMARY OF FAULT DIAGNOSTICS COMMANDS AND RESPONSES (Continued)

ITEM	DIAGNOSTIC FUNCTION	ACTION REQUIRED	REGISTER READ/WRITE	COMMENTS
42	Register Checksum	Calculate register checksum value	Send Calc Register Checksum command	This causes the ISL94212 to calculate a checksum based on the current contents of the page 2 registers. This action must be performed each time a change is made to the register contents. The checksum value is stored for later comparison.
43		Check register checksum value	Send Check Register Checksum command	The checksum value is recalculated and compared to the value stored by the previous Calc Register Checksum command. The PAR bit in the Fault Status register is set if these two numbers are not the same.
44		Check Fault Status		Read Fault Status register The device sends the Fault Status register contents automatically if a fault is detected, if the register value is zero before the fault is detected.
45		Re-write registers	Load all page 2 registers with their correct values.	This is only required if a PAR fault is registered. It is recommended that the host reads back the register contents to verify values prior to sending a Calc Register Checksum command.
46		Reset fault bits		Reset bits in the Fault Status register.
47	EEPROM MISR Checksum	Read checksum value stored in EEPROM	Read the EEPROM MISR Register	
48		Read checksum value calculated by ISL94212	Read the MISR Checksum register	The checksum value is calculated each time the EEPROM contents are loaded to registers, either following the application of power, cycling the EN pin followed by a host initiated Reset command, or simply the host issuing a Reset command.
49		Compare checksum values		Correct function is indicated by the two values being equal. Memory corruption is indicated by an unequal comparison. In this event the host should send a Reset command and repeat the check process.

TABLE 30. SUMMARY OF FAULT DIAGNOSTICS COMMANDS AND RESPONSES (Continued)

Sleep Mode

Devices enter Sleep mode in response to a Sleep command, a watchdog time out or in response to an oscillator fault. Devices wakeup in response to a Wakeup command or to a Scan Continuous cycle if the device was set to Sleep mode with Scan Continuous mode active.

Using a Sleep command or Wakeup command does not require that the devices in a stack are identified first. They do not need to know their position in the stack.

In a daisy chain system, the Sleep command must be written using the Address All stack address: 1111. The command is not recognized if sent with an individual device address and causes the addressed device to respond NAK. The top stack device responds ACK on receiving a valid Sleep command.

Having received a valid Sleep command, devices wait before entering the Sleep mode. This is to allow time for the top stack device to respond ACK, or for all devices that don't recognize the command to respond NAK, and for the host microcontroller to respond with another command. Receipt of any valid communications on port 1 of the ISL94212 before the wait period expires cancels the Sleep command. Receipt of another Sleep command restarts the wait timers. [Table 31](#page-49-1) provides the maximum wait time for various daisy chain data rates. The communications fault checking timeout is not applied to the Sleep command. A problem with the communications is indicated by a lack of response to the host microcontroller. The host microcontroller may choose to do nothing if no response is received in which case devices that received the Sleep command go to sleep when the wait time expires. Devices that do not receive the message go to sleep when their watchdog timer expires (as long as this is enabled).

NOTE: Devices exit Sleep mode on receipt of a valid Wakeup command.

Wakeup

The host microcontroller wakes up a stack of sleeping devices by sending the Wakeup command to the Master stack device. The Wakeup command must be written using the Address All stack address: 1111. The command is not recognized if sent with an individual device address and causes the Master device to respond NAK.

The Master exits Sleep mode on receipt of a valid Wakeup command and proceeds to transmit the Wakeup signal to the next device in the stack. The Wakeup signal is a few cycles of a 4kHz clock. Each device in the chain wakes up on receipt of the Wakeup signal and proceeds to send the signal onto the next device. Any communications received on port 1 by a device which is transmitting the Wakeup signal on port 2 are ignored. The Top stack device, after waking up, waits for some time before

sending an ACK response to the Master. This wait time is necessary to allow for the Wakeup signal being originated by a stack device other than the Master. See "Fault Response in Sleep Mode" in the following section for more information. The Master device passes the ACK on to the host microcontroller to complete the Wakeup sequence. The total time required to wakeup a complete stack of devices is dependent on the number of devices in the stack. [Table 32](#page-49-2) gives the maximum time from Wakeup command transmission to receipt of ACK response (DATA READY asserted low) for stacks of 8 devices and 14 devices at various daisy chain data rates (interpolate linearly for different number of devices).

	MAXIMUM WAKEUP TIMES	UNIT			
Daisy Chain Data Rate	500	250	125	62.5	kHz
Stack of 8 Devices	63	63	63	63	ms
Stack of 14 Devices	100	100	100	100	ms

TABLE 32. MAXIMUM WAKEUP TIMES FOR STACKS OF 8 DEVICES AND 14 DEVICES (WAKEUP COMMAND TO ACK RESPONSE)

There is no additional checking for communications faults while devices are waking up. A communications fault is indicated by the host microcontroller not receiving an ACK response within the expected time.

Fault Response in Sleep Mode

Devices may detect faults if operating in Scan Continuous mode while also in Sleep mode.

Daisy chain devices registering a fault in Sleep mode proceed to wakeup the other devices in the stack (e.g., Middle devices send the Wakeup signal on both ports). Any communications received by a device on one port while it is transmitting the Wakeup signal on its other port are ignored. After receiving the Wakeup signal, the top stack device waits before sending an ACK response on port 1. This is to allow other stack devices to wakeup. The total wait time is dependent on the number of devices in the stack. The time from a device detecting a fault to receipt of the ACK response is also dependent on the stack position of the device. See **[Table 32](#page-49-2)** for maximum response times for stacks of 8 and 14 devices.

The normal host microcontroller response to receiving an ACK while the stack is in **Sleep mode** is to read the Fault Status register contents of each device in the stack to determine which device (or devices) has a fault.

Communication and Measurement Diagrams

Collecting voltage and temperature data from daisy chained ISL94212 devices consists of three separate types of operations: A Command to initiate measurement, the Measurement itself, and a Command and Response to retrieve data.

Commands are the same for all types of operations, but the timing is dependent on the number of devices in the stack, the daisy chain clock rate, and the SPI clock rate.

Actual measurement operations occur within the device and start with the last bit of the command byte and end with data being placed in a register. Measurement times are dependent on the ISL94212 internal clock. This clock has the same variations (and is related to) the daisy chain clock.

Responses have different timing calculations, based on the position of the addressed device in the daisy chain stack and the daisy chain and SPI clock rates.

Measurement Timing Diagrams

All measurement timing is derived from the ISL94212's internal oscillators. Figures given as typical are those obtained with the oscillators operating at their nominal frequencies and with any synchronization timing also at nominal value. Maximum figures are those obtained with the oscillators operating at their minimum frequencies and with the maximum time for any synchronization timing.

Measurement timing begins with a Start Scan signal. This signal is generated internally by the ISL94212 at the last clock falling edge of the Scan or Measure command. (This is the last falling edge of the SPI clock in the case of a standalone or Master device, or the last falling edge of the daisy chain clock, in the case of a daisy chain device). Daisy chain middle or top devices impose an additional synchronization delays. Communications sent on the SPI port are passed on to the Master device's daisy chain port at the end of the first byte of data. Then, for each device, there is an additional delay of one daisy chain clock cycle.

On receiving the Start Scan signal, the device initializes measurement circuits and proceeds to perform the requested measurement(s). Once the measurements are made, some

devices perform additional operations, such as checking for overvoltage conditions. The measurement command ends when registers are updated. At this time the registers may be read using a separate command. Refer to the "SPI INTERFACE TIMING (See Figures 2 and 3)" on page 13 of the Electrical Specifications table for the time required to complete each measurement type. A more detailed timing breakdown is provided for each measurement type shown in the following.

See **Figure 43** for the measurement timing for a standalone device. See **Figure 44** for the measurement timing for daisy chain devices.

[Tables 34](#page-55-1) through [39](#page-56-0) give the typical and maximum timing for the critical elements of measurement process. Each table shows the timing from the last edge of the Scan command clock.

FIGURE 43. MEASUREMENT TIMING (STANDALONE)

FIGURE 44. MEASUREMENT TIMING (6 DEVICE DAISY CHAIN).

Command Timing Diagram

NOTES:

14. Master adds extra byte of zeros as part of Daisy protocol

15. Master adds N-2 clocks to allow communication to the end of the chain.

FIGURE 45. COMMAND TIMING

Response Timing Diagrams Responses are different for Master, Middle, and Top devices. The response timings are shown in

[Figures 46](#page-52-0), [47](#page-53-0), and [48](#page-54-1).

 $T2 = (8 \times T_{\text{SPI}} + T_{\text{DRSP}} + T_{\text{DRWAIT}} + T_{\text{CS}} + T_{\text{LEAD}} + T_{\text{LAG}}) \times D - T_{\text{DRSP}} + T_{\text{D}} \times (42 + \text{N} - 2 + 8) + 4 \mu\text{s}$

Where:

 T_{SPI} = SPI clock period T_D = Daisy Chain clock period T_{CS} = Host delay from DATA READY Low to the \overline{CS} Low T_{DRSP} = $\overline{\text{CS}}$ High to DATA READYHigh TDRWAIT = DATA READY High time $T_{LEAD} = \overline{\text{CS}}$ Low to first SPI Clock T_{LAG} = Last SPI Clock \overline{CS} High N = Stack position of TOP device D = Number of data bytes D = 4 for one register read (or ACK/NAK response) $D = 40$ for read all voltages D = 22 for read all temperatures

D = 22 for read all faults

 $D = 43$ for read all setup

FIGURE 46. RESPONSE TIMING (MASTER DEVICE)

Response Timing Diagrams Responses are different for Master, Middle, and Top devices. The response timings are shown in

Figures 46, 47, and 48. (Continued)

 $T3 = T_D \times (50 + N - n - 1) + 4 \mu s$

$$
\mathsf{T4}~=~\mathsf{T}_{SPI}\times8+\mathsf{T}_{CS}+\mathsf{T}_{LEAD}+\mathsf{T}_{LAG}+\mathsf{T}_{DRSP}+\mathsf{T}_{D}\times(D\times8+n-2)+2\mu s
$$

Where:

 T_D = Daisy Chain clock period

T_{SPI} = SPI Clock Period

N = Stack position of TOP device

n = Stack position of MIDDLE stack device

 T_{CS} = Delay imposed by host from DATA READY to the first SPI clock cycle

D = Number of bytes in the Middle stack device response e.g. read all cell data = 40 bytes, Register or *ACK* response = 4 bytes.

NOTES:

16. Top Device adds (N - n - 1) Daisy clocks to allow communications to the targeted Middle Stack device.

17. Middle Stack Device adds (n - 2) Daisy clocks to allow communications to the Master device.

FIGURE 47. RESPONSE TIMING (MIDDLE STACK DEVICE)

Response Timing Diagrams Responses are different for Master, Middle, and Top devices. The response timings are shown in

Figures 46, 47, and 48. (Continued)

$$
T5 = T_{SPI} \times 8 + T_{LEAD} + T_{LAG} + T_{DRSP} + T_{CS} + T_D \times (D \times 8 + 10 + N - 2) + 4 \mu s
$$

Where:

 T_{SPI} = SPI clock period T_D = Daisy Chain clock period T_{CS} = Host delay from DATA READY to the first SPI clock T_{DRSP} = $\overline{\text{CS}}$ High to DATA READY High T_{LEAD} = $\overline{\text{CS}}$ Low to first SPI Clock T_{LAG} = Last SPI Clock \overline{CS} High N = stack position of TOP device D = Number of bytes in response

FIGURE 48. RESPONSE TIMING (TOP DEVICE)

SEQUENTIAL DAISY CHAIN COMMUNICATIONS

When sending a sequence of commands to the Master device, the host must allow time, after each response and before sending the next command, for the daisy chain ports of all stack devices (other than the Master) to switch to receive mode. This wait time is equal to 8 daisy chain clock cycles and is imposed from the time of the last edge on the Master's input daisy chain port to the last edge of the first byte of the subsequent command on the SPI, (see **Figure 33**). The minimum recommended wait time, between the host receiving the last edge of a response and sending the first edge of the next command, is given for the various daisy chain data rates in [Table 33](#page-54-2).

TABLE 33. MINIMUM RECOMMENDED COMMUNICATIONS WAIT TIME

FIGURE 49. MINIMUM WAIT BETWEEN COMMANDS (DAISY CHAIN RESPONSE - TOP DEVICE)

Communication and Measurement Timing Tables

Measurement Timing Tables

SCAN VOLTAGES

The Scan Voltages command initiates a sequence of measurements starting with a scan of each cell input from cell 12 to cell 1, followed by a measurement of pack voltage. Additional measurements are then performed for the internal temperature and to check the connection integrity test of the VSS and V_{BAT} inputs. The process completes with the application of calibration parameters and the loading of registers. [Table 34](#page-55-1) shows the times after the start of scan that the cell voltage inputs are sampled. The voltages are held until the ADC completes its conversion.

TABLE 34. SCAN VOLTAGES FUNCTION TIMING - DAISY CHAIN MASTER OR STANDALONE DEVICE

SCAN TEMPERATURES

The Scan Temperatures command turns on the TEMPREG output and, after a 2.5ms settling interval, samples the ExT1 to ExT4 inputs. TEMPREG turns off on completion of the ExT4 measurement. The Reference Voltage, IC Temperature and Multiplexer loopback function are also measured. The sequence is completed with respective registers being loaded.

TABLE 35. SCAN TEMPERATURES FUNCTION TIMING- DAISY CHAIN MASTER OR STANDALONE DEVICE

SCAN MIXED

The Scan Mixed command performs all the functions of the Scan Voltages command but interposes a measurement of the ExT1 input between the cell 7 and cell 6 measurements.

TABLE 36. SCAN MIXED FUNCTION TIMING - DAISY CHAIN MASTER OR STANDALONE DEVICE

SCAN WIRES

The Scan Wires command initiates a sequence in which each input is loaded in turn with a test current for a duration of 4.5ms (default). At the end of this time the input voltage is checked and the test current is turned off. The result of each test is recorded and the Open Wire Fault and Fault Status registers are updated (data latched) at the conclusion of the tests.

TABLE 37. SCAN WIRES FUNCTION TIMING - DAISY CHAIN MASTER OR STANDALONE DEVICE

SCAN ALL

The Scan All command combines the *S*can Voltages, Scan Wires and Scan Temperatures commands into a single scan function.

TABLE 38. SCAN ALL FUNCTION TIMING - DAISY CHAIN MASTER OR STANDALONE DEVICE

MEASURE COMMAND

Single parameter measurements of the cell voltages, Pack Voltage, ExT1 to ExT4 inputs, IC temperature and Reference voltage are performed using the Measure command.

TABLE 39. VARIOUS MEASURE FUNCTION TIMINGS ñ DAISY CHAIN

Command Timing Tables

The command timing tables (see [Tables 40](#page-57-0) and [41](#page-57-1)) include the time from the start of the command to the start of an internal operation and the time required for the communication to complete (since the internal operation begins before the end of the daisy chain command.)

In the case of a command that starts a scan or measurement, the host needs to wait until the command completes, by reaching the last device, plus a communications wait time (see [Table 33](#page-54-2)) before sending another command. For a Read command, the response begins in the top device immediately following the end of the command.

In calculating overall timing, use the time for each target device command. This time is repeated for each device in the daisy chain, except when an "Address All" option is used. In an address all operation, use the command timing for the top device in the stack to determine when the command ends, but use the time to start of scan for each device to determine when that device begins its internal voltage sampling. For example, in a stack of six devices, it takes 86.9µs for the command to complete, but internal operations start at 7.8µs for the Master, 66.7µs for device 2, 68.9µs for device 3, etc.

In $Tables 40$ and 41 41 41 , the calculation assumes a daisy chain (and</u></u> internal) clock that is 10% slower than the nominal and an SPI clock that is running at the nominal speed (since the SPI clock is normally crystal controlled.) For the 500kHz Daisy setting, timing assumes a 450kHz clock.

TABLE 40. MAXIMUM COMMAND TIMING (DAISY CLOCK = 500kHz, SPI CLOCK = 2MHz)

Response Timing Tables

Response timing depends on the number of devices in the stack, the position of the device in the stack, and how many bytes are read back. There are four "sizes" of read responses that are as follows:

- Single register read or ACK/NAK responses, where four bytes are returned by the Read Command
- Read all voltage response, which returns 40 bytes
- Read all temps or read all faults responses, which returns 22 bytes
- Read all setup registers response, which returns 43 bytes

In the following tables, the Master, Middle and Top device response times for any number of daisy chain devices are included with the command timing for that configuration. The right hand column shows the total time to complete the read operation. This is calculated by **Equation 4:**

Where N = Number of devices in the stack.

In the following tables, internal and daisy clocks are assumed to be slow by 10% and the SPI clock is assumed to be at the stated speed.

For an example, consider a stack of 6 devices. To get the full scan time with a daisy clock of 500kHz and SPI clock of 2MHz, it takes 77.6µs from the start of the Scan All command to the start of the internal scan (see [Table 40\)](#page-57-0), 842us to complete a scan of all voltages (see [Table 34 on page 56\)](#page-55-1), 5.334ms to read all cell voltages from all devices (see [Table 44 on page 60\)](#page-59-0) and 18µs delay before issuing another command. In this case, all cell voltages in the host controller can be updated every 6.28ms.

4-BYTE RESPONSE

[Tables 42](#page-58-0) and [43](#page-58-1) show the calculated timing for read operations for 4 byte responses. This is the timing for an ACK or NAK, as well as Read Register command.

TABLE 42. READ TIMING (MAX): 4-BYTE RESPONSE, DAISY CLOCK = 500kHz, SPI CLOCK = 2MHz

TABLE 43. READ TIMING (MAX): 4-BYTE RESPONSE, DAISY CLOCK = 250kHz, SPI CLOCK = 2MHz

40-BYTE RESPONSE

[Tables 44](#page-59-0) and [45](#page-59-1) show the calculated timing for read operations for 40-byte responses. Specifically, this is the timing for a Read All Voltages command.

TABLE 44. READ TIMING (MAX): 40-BYTE RESPONSE, DAISY CLOCK = 500kHz, SPI CLOCK = 2MHz

TABLE 45. READ TIMING (MAX): 40-BYTE RESPONSE, DAISY CLOCK = 250kHz, SPI CLOCK = 2MHz

22-BYTE RESPONSE

l.

[Tables 46](#page-60-0) and [47](#page-60-1) show the calculated timing of read operations for 22-byte responses. This is the timing for Read All Temperature or Read All Faults command.

TABLE 46. READ TIMING (MAX): 22-BYTE RESPONSE, DAISY CLOCK = 500kHz, SPI CLOCK = 2MHz

TABLE 47. READ TIMING (MAX): 22-BYTE RESPONSE, DAISY CLOCK = 250kHz, SPI CLOCK = 2MHz

System Registers

System registers contain 14-bits each. All register locations are memory mapped using a 9-bit address. The MSBs of the address form a 3-bit page address. Page 1 (3'b001) registers are the measurement result registers for cell voltages and temperatures. Page 3 (3'b011) is used for commands. Pages 1 and 3 are not subject to the checksum calculations. Page addresses 4 and 5 (3'b100 and 3b'101), with the exception of the EEPROM checksum registers, are reserved for internal functions.

All page 2 registers (device configuration registers), together with the EEPROM checksum registers, are subject to a checksum calculation. The checksum is calculated in response to the Calculate Register Checksum command using a Multiple Input Shift Register (MISR) error detection technique. The checksum is tested in response to a Check Register Checksum command. The occurrence of a checksum error sets the PAR bit in the Fault

Status register and causes a Fault response accordingly. The normal response to a PAR error is for the host microcontroller to re-write the page 2 register contents. A PAR fault also causes the device to cease any scanning or cell balancing activity.

A description of each register is included in "Register Descriptions" as follows and includes a depiction of the register with bit names and initialization values at power-up, when the EN pin is toggled and the device receives a Reset Command, or when the device is reset. Bits which reflect the state of external pins are notated "Pin" in the initialization space. Bits which reflect the state of nonvolatile memory bits (EEPROM) are notated "NV" in the initialization space. Initialization values are shown below each bit name.

Reserved bits (indicated by grey areas) should be ignored when reading and should be set to "0" when writing to them.

Register Descriptions

Cell Voltage Data

Temperature Data, Secondary Voltage Reference Data, Scan Count

Fault Registers

Setup Registers

Cell Balance Registers

Reference Coefficient Registers

Cells In Balance Register

Device Commands

Nonvolatile Memory (EEPROM) Checksum

A checksum is provided to verify the contents of EEPROM memory. Two registers are provided. One contains the correct checksum value, which is calculated during factory testing at Intersil. The other contains the checksum value that is calculated each time the non volatile memory is loaded to shadow registers, either after a power cycle or after a device reset. Also refer to "Memory Checksum" on page 45.

Applications Circuits Information

Typical Applications Circuits

Typical applications circuits are shown in **Figures 50** to [53.](#page-75-0) [Table 48 on page 77](#page-76-0) contains recommended component values. All external (off-board) inputs to the ISL94212 are protected against battery voltage transients by RC filters, they also provide a current limit function during hot plug events. The ISL94212 is calibrated for use with 1kΩ series protection resistors at the cell inputs. V_{BAT} uses a lower value resistor to accommodate the V_{BAT} supply current of the ISL94212. A value of 27Ω is used for this component. As much as possible, the time constant produced by the filtering applied to V_{BAT} should be matched to that applied to the cell 12 monitoring input. Component values given in **[Table 48](#page-76-0)** produce the required matching characteristics.

[Figure 50 on page 73](#page-72-0) shows the standard arrangement for connecting the ISL94212 to a stack of 12 cells. The cell input filter is designed to maximize EMI suppression. These components should be placed close to the connector with a well controlled ground to minimize noise for the measurement inputs. The balance circuits shown in **Figure 50** provide normal cell monitoring when the balance circuit is turned off, and a near zero cell voltage reading when the balance circuit is turned on. This is part of the diagnostic function of the ISL94212.

[Figure 51 on page 74](#page-73-0) shows connections for the daisy chain system, setup pins, power supply and external voltage inputs for daisy chain devices other than the Master (stack bottom) device. The remaining circuits are discussed in more detail later in this datasheet.

[Figure 52 on page 75](#page-74-0) shows the daisy chain system, setup pins, microcontroller interface, power supply and external voltage inputs for the daisy chain master device. [Figure 52](#page-74-0) is also applicable to standalone (non-daisy chain) devices although in this case the daisy chain components connected to DHi2 and DLo2 would be omitted.

[Figure 53 on page 76](#page-75-0) shows an alternate arrangement for the battery connections in which the cell input circuits are connected directly to the battery terminal and not via the balance resistor. In this condition the balance diagnostic function capability is removed.

Typical Application Circuits

FIGURE 50. BATTERY CONNECTION CIRCUITS

Typical Application Circuits (Continued)

FIGURE 51. NON BATTERY CONNECTIONS, MIDDLE AND TOP DAISY CHAIN DEVICES

Typical Application Circuits (Continued)

FIGURE 53. BATTERY CONNECTION CIRCUITS ALTERNATIVE CONFIGURATION

Notes on Board Layout

TABLE 48. RECOMMENDED COMPONENT VALUES FOR FIGURES ([Figures](#page-72-0) 50 to [53](#page-75-0))

Referring to **[Figure 50 on page 73](#page-72-0)** (battery connection circuits), the basic input filter structure comprises resistors R_2 to R_{13} , R_{71} and capacitors C_2 to C_{13} , C_{39} . These components provide protection against transients and EMI for the cell inputs. They carry the loop currents produced by EMI and should be placed as close to the connector as possible. The ground terminals of the capacitors must be connected directly to a solid ground plane. Do not use vias to connect these capacitors to the input signal path or to ground. Any vias should be placed in line to the signal inputs so that the inductance of these forms a low pass filter with the grounded capacitors.

Referring to **[Figure 51 on page 74](#page-73-0)**, the daisy chain components are shown to the top right of the drawing. These are split into two sections. Components to the right of this section should be placed close to the board connector with the ground terminals of capacitors connected directly to a solid ground plane. This is the same ground plane that serves the cell inputs. Components to the left of this section should be placed as closely to the device as possible.

The battery connector and daisy chain connectors should be placed closely to each other on the same edge of the board to minimize any loop current area.

Two grounds are identified on the circuit diagram. These are nominally referred to as noisy and quiet grounds. The noisy ground, denoted by an "earth" symbol carries the EMI loop currents and digital ground currents while the quiet ground is used to define the decoupling voltage for voltage reference and the analog power supply rail. The quiet and noisy grounds should be joined at the VSS pin. Keep the quiet ground area as small as possible.

The circuits shown to the bottom right of **Figure 51 on page 74** provide signal conditioning and EMI protection for the external temperature inputs. These inputs are designed to operate with external NTC thermistors. See "External Inputs" on page 85 for more information about component selection.

Component Selection

Certain failures associated with external components can lead to unsafe conditions in electronic modules. A good example of this is a component that is connected between high energy signal sources failing short. Such a condition can easily lead to the component overheating and damaging the board and other components in its proximity.

One area to consider with the external circuits on the ISL94212 is the capacitors connected to the cell monitoring inputs. These capacitors are normally protected by the series protection resistors but could present a safety hazard in the event of a dual point fault where both the capacitor and associated series resistor fail short. Also, a short in one of these capacitors would dissipate the charge in the battery cell if left uncorrected for an extended period of time. It is recommended that capacitors C_1 to C_{13} be selected to be "fail safe" or "open mode" types. An alternative strategy would be to replace each of these capacitors with two devices in series, each with double the value of the single capacitor.

A dual point failure in the balancing resistor (R_{29} , R_{32} , R_{35} , etc.) of [Figure 50 on page 73](#page-72-0) and associated balancing MOSFET (Q_1) to Q_{12}) could also give rise to a shorted cell condition. It is recommended that the balancing resistor be replaced by two resistors in series.

Operating the ISL94212 with Reduced Cell Counts

When using the ISL94212 with fewer than 12 cells it is important to ensure that each used cell has a normal input circuit connection to the top and bottom monitoring inputs for that cell. The simplest way to use the ISL94212 with any number of cells is to always use the full input circuit arrangement for all inputs, and short together the unused inputs at the battery terminal. In this way each cell input sees a normal source impedance independent of whether or not it is monitoring a cell.

The cell balancing components associated with unconnected cell inputs are not required and can be removed. Unused cell balance outputs should be tied to the adjacent cell voltage monitoring pin.

The input circuit component count can be reduced in cases where fewer than 10 cells are being monitored. It is important that cell inputs that are being used are not connected to other (unused) cell inputs as this would affect measurement accuracy. [Figure 54 on page 79,](#page-78-0) [Figure 55 on page 80,](#page-79-0) and [Figure 56 on](#page-80-0) [page 81](#page-80-0) show examples of systems with 10 cells, 8 cells, and 6 cells, respectively.

The component notations and values used in **Figures 55** and [56](#page-80-0) are the same as those used in **Figures 50** to [53](#page-75-0).

In [Figure 56](#page-80-0) the resistor associated with the input filter on VC9 is noted as R_5 , rather than R_{5a} . This value change is needed to maintain the correct input network impedance in the absence of the cell 9 balance circuits.

Typical Application Circuits

FIGURE 54. BATTERY CONNECTION CIRCUITS, SYSTEM WITH 10 CELLS

FIGURE 55. BATTERY CONNECTION CIRCUITS, SYSTEM WITH 8 CELLS

FIGURE 56. BATTERY CONNECTION CIRCUITS, SYSTEM WITH 6 CELLS

NOTES:

- 18. R_1 should be sized to pass the maximum supply current at the minimum specified battery pack voltage.
- 19. C₁ should be selected to produce a time constant with R₁ of a few milliseconds. C₁ and R₁ provide transient protection for the collector of Q₁. Component values and voltage ratings should be obtained through simulation of measurement of the worst case transient expected on V_{BAT}.
- 20. Q₁ should be selected for power dissipation at the maximum specified battery voltage and load current. The load current includes the V3P3 and VCC currents for the ISL94212 and the maximum current drawn by external circuits supplied via VDDEXT. The voltage rating should be determined as described in [Note 19.](#page-81-2)

FIGURE 57. ISL94212 REGULATOR AND EXTERNAL CIRCUIT SUPPLY ARRANGEMENT

Power Supplies

The two VBAT pins, along with V3P3, VCC and VDDEXT are used to supply power to the ISL94212. Power for the high voltage circuits and Sleep mode internal regulators is provided via the VBAT pins. V3P3 is used to supply the logic circuits and VCC is similarly used to supply the low voltage analog circuits. The V3P3 and VCC pins must not be connected to external circuits other than those associated with the ISL94212 main voltage regulator. The VDDEXT pin is provided for use with external circuits.

The ISL94212 main low voltage regulator uses an external NPN pass transistor to supply 3.3V power for the V3P3 and VCC pins. This regulator is enabled whenever the ISL94212 is in Normal mode and may also be used to power external circuits via the VDDEXT pin. An internal switch connects the VDDEXT pin to the V3P3 pin. Both the main regulator and the switch are off when the part is placed in Sleep mode or Shutdown mode (EN pin LOW.) The pass transistor's base is connected to the ISL94212 BASE pin. A suitable configuration for the external components associated with the V3P3, VCC and VDDEXT pins is shown in [Figure 57.](#page-81-0) The external pass transistor is required. Do not allow this pin to float.

Voltage Reference Bypass Capacitor

A bypass capacitor is required between REF (pin 33) and the analog ground VSS. The total value of this capacitor should be in the range 2.0µF to 2.5µF. Use X7R type dielectric capacitors for this function. The ISL94212 continuously performs a power-good check on the REF pin voltage starting 20ms after a power-up, enable or wakeup condition. If the REF capacitor is too large, then the reference voltage may not reach its target voltage range before the Power-good check starts and result in a REF Fault. If the capacitor is too small, then it may lead to inaccurate voltage readings.

Cell Balancing Circuits

The ISL94212 uses external MOSFETs for the cell balancing function. The gate drive for these is derived from on-chip current sources on the ISL94212, which are 25µA nominally. The current sources are turned on and off as needed to control the external MOSFET devices. The current sources are turned off when the device is in Shutdown mode or in Sleep mode. The ISL94212 uses a mix of N-channel and P-channel MOSFETs for the external balancing function. The top three cell locations, cell 10, 11, 12 are configured to use P-channel MOSFETs while the remaining cell locations, cell 1 through 9, use N-channel MOSFETs.

[Figure 58](#page-83-0) shows the circuit detail for one cell balancing system with typical component values. An N-channel MOSFET (cell locations 1 through 9) is shown. The gate of the external FET is normally protected against excessive voltages during cell voltage transients by the action of the parasitic Cgs and Cgd capacitances. These momentarily turn on the FET in the event of a large transient, thus limiting the Vgs values to reasonable levels. A 10nF capacitor is included between the MOSFET gate and source terminals to protect against EMI effects. This capacitor provides a low impedance path to ground at high frequencies and prevents the MOSFET turning on in response to high frequency interference.

The external component values should be chosen to prevent the 9V clamp at the output from the ISL94212 from activating.

Cell Voltage Measurements During Balancing

The standard cell balancing circuit [\(Figure 50 on page 73](#page-72-0) and [Figure 58 on page 84\)](#page-83-0) is configured so that the cell measurement is taken from the drain connection of the balancing MOSFET. When balancing is enabled for a cell, the resulting cell measurement is then the voltage across the balancing MOSFET (VGS voltage). This system provides the diagnostic for the cell balancing function. The input voltage of the cell adjacent to the MOSFET drain connection is also affected by this mechanism: the input voltage for this cell increases by the same amount that the voltage of the balance cell decreases.

For example, if cell 2 and cell 3 are both at 3.6V and balancing is enabled for cell 2, then the voltage across the balancing MOSFET may be only 50mV. In this case, cell 2 would read 50mV and cell 3 would read 7.15V. The cell 3 value in this case is outside the measurement range of the cell input. Cell 3 would then read full scale voltage, which is 4.9994V. This full scale voltage reading will occur if the sum of the voltages on the two adjacent cells is greater than the total of 5V plus the "balancing on" voltage of the balanced cell. [Table 49](#page-82-0) shows the cell affected when each cell is balanced.

TABLE 49. CELL READINGS DURING BALANCING

NOTE: *cells 9 and 10 produce a different result from the other cells. Cell 9 uses an N-channel MOSFET while cell 10 uses a P-channel MOSFET. The circuit arrangement used with these devices produces approximately half the normal cell voltage when balancing is enabled. The adjacent cell then sees an increase of half the voltage of the balanced cell.

The voltage measurement behavior outlined above is modified by impedances in the cell connector and any associated wiring. The balance current passes through the connections at the top and bottom of the balanced cell. This effect further reduces the measured voltage on the balanced cell and also increase the voltage measured on cells above and below the balanced cell. For example, if cell 4 is balanced with 100mA and the total impedance of the connector and wiring for each cell connection is 0.1Ω, then cell 4 would read low by an additional 20mV (10mV due to each connection) while cells 3 and 5 would both read high by 10mV.

Balancing with Scan Continuous Mode Enabled

Cell balancing may be active while the ISL94212 is operating in Scan Continuous mode. In Scan Continuous mode the ISL94212 scans cell voltages, temperatures and open wire conditions at a rate determined by the Scan Interval bits in the Fault Setup register. (See [Table 2 on page 23](#page-22-0)). The behavior of the balancing functions while operating in Scan Continuous mode is controlled by the BDDS bit in the Device Setup register. If BDDS is set, then cell balancing is inhibited during cell voltage measurements and for 10ms before the cell voltage scan to allow the balance devices to turn off. Balancing is reenabled at the end of the scan and then balancing continues.

Daisy Chain Communications System

The ISL94212 daisy chain communications system uses differential, AC-coupled signaling. The external circuit arrangement is symmetrical to provide a bidirectional communications function. The performance of the system under transient voltage and EMI conditions is enhanced by the use of a capacitive load. A schematic of the daisy chain circuit is shown in [Figure 59.](#page-83-1)

The basic circuit elements are the series resistor and capacitor elements R_1 and C_1 , which provide the transient current limit and AC coupling functions, and the line termination components C_2 , which provide the capacitive load. Capacitors C_1 and C_2 should be located as closely as possible to the board connector.

The AC coupling capacitors C_1 need to be rated for the maximum voltage, including transients, that will be applied to the interface. Specific component values are needed for correct operation with each daisy chain data rate and are given in [Table 50](#page-83-2).

The daisy chain operates with standard unshielded twisted pair wiring. The component values given in [Table 50](#page-83-2) will accommodate cable capacitance values from 0pF to 50pF when operating at the 500kHz data rate. Higher cable capacitance values may be accommodated by either reducing the value of C_2 or operating at lower data rates.

The values of components in [Figure 59](#page-83-1) are given in [Table 50](#page-83-2) for various daisy chain operating data rates.

The circuit and component values in **Figure 59** and **Table 50** will accommodate cables with differential capacitance values in the ranges given. This allows a range of cable lengths to be accommodated through careful selection of cable properties.

The circuit in **Figure 59** provides full isolation when used with off board wiring. The daisy chain external circuit can be simplified in cases where the daisy chain system is contained within a single board. [Figure 60 on page 85](#page-84-1) and [Table 51 on page 85](#page-84-2) show the circuit arrangement and component values for single board use. In this case the AC coupling capacitors C_1 need only be rated for the maximum transient voltage expected from device to device.

NOTE: Can be accommodated using two 100pF capacitors in parallel.

FIGURE 60. ISL94212 DAISY CHAIN - BOARD LEVEL IMPLEMENTATION CIRCUIT

FIGURE 61. CONNECTION OF NTC THERMISTOR TO INPUT EXT4

External Inputs

The ISL94212 provides 4 external inputs for use either as general purpose analog inputs or for NTC type thermistors. Each of the external inputs has an internal pull-up resistor, which is connected by a switch to the VCC pin whenever the TEMPREG output is active. This arrangement results in an open input being pulled up to the V_{CC} voltage.

Inputs above 15/16 of full scale are registered as open inputs and cause the relevant bit in the Over-temperature Fault register, along with the OT bit in the Fault Status register to be set, on condition of the respective temperature test enable bit in the Fault Setup register. The user must then read the register value associated with the faulty input to determine if the fault was due to an open input (value above 15/16 full scale) or an over-temperature condition (value below the external temp limit setting).

The arrangement of the external inputs is shown in [Figure 61](#page-84-3) using the ExT4 input as an example. It is important that the components are connected in the sequence shown in **[Figure 61](#page-84-3)**, e.g., C_1 must be connected such the trace from this capacitor's positive terminal connects to R_2 before connecting to R_1 . This guarantees the correct operation of the various fault detection functions.

The function of each of the components in $Figure 61$ is listed in [Table 52](#page-85-0) together with the diagnostic result of an open or short fault in each component

COMPONENT	FUNCTION	DIAGNOSTIC RESULT
R_1	Protection from wiring shorts to external HV connections.	Open: Open wire detection Short: No diagnostic result
R ₂	Measurement high-side resistor	Open: Low input level (over-temperature indication) Short: High input level (open wire indication).
Thermistor		Open: High input level (open wire indication). Short: Low input level (over-temperature indication)
c_{1}	Noise Filter. Connects to measurement ground VSS.	Open: no diagnostic result. Short: Low input level (over-temperature indication)

TABLE 52. COMPONENT FUNCTIONS AND DIAGNOSTIC RESULTS FOR CIRCUIT OF [FIGURE](#page-84-3) 61

Board Level Calibration

For best accuracy, the ISL94212 may be recalibrated after soldering to a board using a simple resistor trim. The adjustment method involves obtaining the average cell reading error for the cell inputs at a single temperature and cell voltage value and applying a select-on-test resistor to zero the average cell reading error.

The adjustment system uses a resistor placed either between VDDEXT and V_{REF} or V_{REF} and VSS as shown in **Figure 62**. The value of resistor R_1 or R_2 is then selected based on the average error measured on all cells at 3.3V per cell and room temperature e.g., with 3.3V on each cell input scan the voltage values using the ISL94212 and record the average reading error (ISL94212 reading $-$ cell voltage value). [Table 53](#page-85-2) shows the value of R_1 and R_2 required for various measured errors.

To use [Table 53,](#page-85-2) find the measured error value closest to the result obtained with measurements using the ISL94212 and select the corresponding resistor value. Alternatively, if finer adjustment resolution is required then this may be obtained by

TABLE 53. COMPONENT VALUES FOR ACCURACY CALIBRATION ADJUSTMENT OF [FIGURE 62](#page-85-1)

DNP = Do Not populate

interpolation using [Table 53](#page-85-2). Worked Examples

The following worked examples are provided to assist with the setup and calculations associated with various functions.

Voltage Reference Check Calculation

TABLE 54. EXAMPLE REGISTER DATA

Coefficients A, B and C are two's compliment numbers. B and C have a range +8191 to -8192. A has a range +255 to -256.

Coefficient B above is a negative number (Hex value > 1FFF). The value for B is 14'h3FCD - 14h3FFF- 1 or $(16333₁₀ - 16383₁₀ - 1) = -51.$

Coefficient A occupies the upper 9 bits of register 6'b111010 (6'h3A). One way to extract the coefficient data from this register is to divide the complete register value by 32 and rounding the result down to the nearest integer. With 9'h006 in the upper 9 bits, and assuming the lower 5 bits are 0, the complete register value will be 14'h0C0 = 192 decimal. Divide this by 32 to obtain 6.

Coefficients A, B and C are used with the IC temperature reading to calibrate the Reference Voltage reading. The calibration is applied by subtracting an adjustment of the form (see [Equation 5\)](#page-86-1) from the Reference Voltage reading.

$$
Adjustment = \frac{A}{256 \times 8192} \times dT^2 + \frac{B}{8192} \times dT + C
$$
 (EQ. 5)

An example calculation using the data from [Table 54](#page-85-3) is given in [Equation 6.](#page-86-0)

$$
dT = \frac{9253 - 9180}{2} = 36.5
$$
 (EQ. 6)

Where 9180 is the Internal Temperature Monitor reading at +25°C (see the "Electrical Specifications" table, T_{INT25} on $page 10$ $page 10$ $page 10$).</u>

Adjustment =
$$
\frac{6}{256 \times 8192} \times (36.5)^{2} - \frac{51}{8192} \times 36.5 + 164 = 163.8
$$

\n(EQ. 7)

Corrected $V_{REF} = 8359 - 163.8 = 8195.2$ (EQ. 8)

 V_{REF} value = $\frac{8195.2}{16384} \times 5 = 2.5010$ (EQ. 9)

Cell Balancing - Manual Mode

Refer to *"Manual Balance Mode" on page 26*.

EXAMPLE: ACTIVATE BALANCING ON CELLS 1, 5, 7 AND 11

Step 1. Write *Balance Setup* register: Set Manual Balance mode, Balance Status pointer, and turn off balance.

BMD = 01 (Manual Balance mode) *BWT* = XXX *BSP* = 0000 (Balance status pointer location 0) *BEN* = 0 (Balancing disabled)

Note: Green text indicates a register change.

BALANCE SETUP REGISTER *BAL12:1* = 0000 1000 0010

 $X =$ don't care

Step 2. Write Balance Status register: Set bits 0, 4, 6 and 10

BAL12:1 = 0100 0101 0001

BALANCE STATUS REGISTER

Step 3. Enable balancing using Balance Enable command

BALANCE ENABLE COMMAND

Or enable balancing by setting BEN directly in the Balance Setup register:

BEN = 1

BALANCE SETUP REGISTER

The balance FETs attached to cells 1, 5, 7 and 11 turn on.

Turn balancing off by resetting BEN or by sending the Balance Inhibit command (Page 3, address 6'h11).

Cell Balancing - Timed Mode

Refer to "Timed Balance Mode" on page 27.

EXAMPLE: ACTIVATE BALANCING ON CELLS 2 AND 8 FOR 1 MINUTE.

Step 1. Write Balance Setup register: Set Timed Balance mode, Balance Status pointer, and turn off balance.

BMD = 10 (Timed Balance mode)

BWT = XXX *BSP* = 0000 (Balance status pointer location 0) *BEN* = 0 (BALANCING disabled)

BALANCE SETUP REGISTER

 $X =$ don't care

Step 2. Write Balance Status register: Set bits 1 and 7

BALANCE STATUS REGISTER

Step 3. Write balance timeout setting to the Watchdog/Balance Time register (page 2, address 6'h15, bits [13:7])

BTM6:1 = 0000011 (1 minute)

WATCHDOG/BALANCE TIME REGISTER

 $X =$ don't care $-$ the lower bits are the watchdog timeout value and should be set to a time longer than the balance time. A value of 111 1111 is suggested.

Step 4. Enable balancing using Balance Enable command

BALANCE ENABLE COMMAND

Or enable balancing by setting BEN directly in the Balance Setup register:

BEN = 1

BALANCE SETUP REGISTER

The balance FETs attached to cells 2 and 8 turn on. The FETs turn off after 1 minute. Balancing may be stopped by resetting BEN or by sending the Balance Inhibit command.

Cell Balancing - Auto Mode

Refer to "Auto Balance Mode" on page 27.

BALANCE VALUE CALCULATION EXAMPLE

This example is based on a cell State of Charge (SOC) of 9360 coulombs, a target SOC of 8890 coulombs, a balancing leg impedance of 31Ω (30Ω resistor plus 1Ω FET on resistance) and a sampling time interval of 5 minutes (300 seconds).

The Balance Value is calculated using **Equation 10.**

B =
$$
\frac{8191}{5}
$$
 x (9360 – 8890) x $\frac{31}{300}$ = 79562 = 28'h00136CA (EQ. 10)

The value 8191/5 is the scaling factor of the cell voltage measurement.

The value of 28'h00136CA is loaded to the required Cell Balance Register and the value 7'b0001111 (5 minutes) is loaded to the Balance Time bits in the Watchdog/Balance time register.

In this example, the total coulomb difference to be balanced is: 470 coulomb (9360 - 8890). At $3.3V/31Ω*300s = 31.9$ coulomb per cycle, it takes about 15 cycles for the balancing to terminate.

AUTO BALANCE MODE CELL BALANCING EXAMPLE

The following describes a simple setup to demonstrate the **Auto** Balance mode cell balancing function of the ISL94212. Note that this balancing setup is not related to the balance value calculation in [Equation 10.](#page-87-0)

Auto balance cells using the following criteria:

- ï Balance time = 20s
- \cdot Balance wait time (dead time between balancing cycles) = 8s
- Balancing disabled during cell measurements.
- Balance Values: See [Table 55](#page-87-1)

TABLE 55. CELL BALANCE VALUES (HEX) FOR EACH CELL

• Balance Status Register: Set up balance: Cells 1, 4, 7 and 10 on $1st$ cycle.

Cells 3, 6, 9 and 12 on $2nd$ cycle. Cells 2, 5, 8 and 11 on $3rd$ cycle

(See [Table 56\)](#page-87-2)

TABLE 56. BALANCE STATUS SETUP

Step 1. Write Balance Value registers

BALANCE VALUE REGISTERS

BALANCE VALUE REGISTERS (CELL1) - VALUE 28'h406A

Step 2. Write *BDDS* bit in *Device Setup* register (turn balancing functions off during measurement)

$BDDS = 1$

DEVICE SETUP REGISTER

 $X =$ don't care

Step 3. Write balance timeout setting to the Watchdog/Balance Time register: Balance timeout code = 0000001 (20 seconds)

BTM6:0 = 000 0001

BALANCE TIMEOUT REGISTER

 $X =$ don't care $-$ the lower bits are the watchdog timeout value and should be set to a time longer than the balance time. A value 111 1111 is suggested.

Step 4. Set up Balance Status register (from Table 56 on [page 88\)](#page-87-2)

Step 4A. Write Balance Setup register: Set Auto Balance mode, set 8 second Balance wait time, and set balance off:

BMD = 11 (Auto Balance mode)

BWT = 100 (8 seconds) BEN = 0 (Balancing disabled)

BALANCE SETUP REGISTER

 $X =$ don't care

Step 4B. Write Balance Setup register: Set Balance Status Pointer = 1

BSP = 0001 (Balance status pointer = 1)

BALANCE SETUP REGISTER

 $X =$ don't care

Step 4C. Write Balance Status register: Set bits 1, 4, 7 and 10

BAL12:1 = 0010 0100 1001

BALANCE STATUS REGISTER

Step 4D. Write Balance Setup register: Set Balance Status Pointer = 2

BSP = 0010 (Balance status pointer = 2)

BALANCE SETUP REGISTER

 $X =$ don't care

Step 4E. Write Balance Status register: Set bits 3, 6, 9 and 12

BAL12:1 = 1001 0010 0100

BALANCE STATUS REGISTER

Step 4F. Write Balance Setup register: Set Balance Status Pointer = 3

BSP = 0011 (Balance status pointer = 3)

BALANCE SETUP REGISTER

 $X =$ don't care

Step 4G. Write Balance Status register: Set bits 2, 5, 8 and 11

BAL12:1 = 0100 1001 0010

BALANCE STATUS REGISTER

Step 4H. Write *Balance Setup* register: Set Balance Status Pointer = 4

BSP = 0100 (Balance status pointer = 4)

BALANCE SETUP REGISTER

 $X =$ don't care

Register Map

Step 4I. Write Balance Status register: Set bits to all zero to set the end point for the instances.

BAL12:1 = 0000 0000 0000

BALANCE STATUS REGISTER

Step 5. Enable balancing using the Balance Enable command

BALANCE ENABLE COMMAND

Or enable balancing by setting BEN directly in the Balance Setup register:

BEN = 1

BALANCE SETUP REGISTER

The balance FETs cycle through each instance of the Balance Status register in a loop, interposing the balance wait time between each instance. The measured voltage of each cell being balanced is subtracted from the balance value for that cell at the end of each balance status instance. The process continues until the Balance Value register for each cell contains zero.

© Copyright Intersil Americas LLC 2012-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

April 23, 2015

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com.](www.intersil.com)

You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/en/support.html?OrganizationID=784358&p=createnewticket&p_href=http%3A%2F%2Fwww.intersil.com%2Fen%2Fsupport.html).

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/en/support/qualandreliability.html#reliability)

Package Outline Drawing

Q64.10x10D

64 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE

Rev 2, 9/12

NOTES:

- **1. All dimensioning and tolerancing conform to ANSI Y14.5-1982.**
- $\sqrt{2}$. Datum plane **H** located at mold parting line and coincident **with lead, where lead exits plastic body at bottom of parting line.**
- **3. Datums A-B and D to be determined at centerline between leads where leads exit plastic body at datum plane H.**
- **4. Dimensions do not include mold protrusion. Allowable mold protrusion is 0.254mm.**
- **5. These dimensions to be determined at datum plane H.**
- **6. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package.**
- protrusion shall be 0.08mm total at maximum material condition. Dambar cannot be located on the lower radius **Does not include dambar protrusion. Allowable dambar 7. or the foot.**
- **8. Controlling dimension: millimeter.**
- **MS-026, variation ACD. This outline conforms to JEDEC publication 95 registration 9.**
- **10. Dimensions in () are for reference only.**

