

Features

- Compatible to LIN Specification 2.0 and SAE J2602
- Operating voltage $V_S = 6 \dots 18 \text{ V}$
- Low standby current consumption of typ. $15 \mu\text{A}$ in sleep mode
 - “noload” current $< 200\mu\text{A}$
- Linear low drop voltage regulator $5\text{V}/70\text{mA} \pm 2\%$
 - Output current limitation
- LIN-Bus Transceiver
 - Compatible to ISO9141 functions
 - Baud rate up to 20 kBaud
 - Slew rate control for best EME behavior
 - Low slew mode for optimized SAE J2602 transmission
 - High EMI immunity
 - High signal symmetry for using in RC – based slave nodes up to 2% clock tolerance
 - Current limitation
 - Bus input voltages -24V to 30V independent from VBat
- Wake-up via LIN bus traffic
- Reset output (default $8\text{ms}/4.65\text{V}$)
 - Reset time adjustable to 4ms, 15ms and 30ms during IC final test
- Over temperature shutdown
- Automotive temperature range of -40°C to 125°C
- CMOS compatible interface to microcontroller
- Load dump protected (40V)
- Small SOIC8 package
- Pin compatible to the Melexis TH8061

Ordering Information

Part No.	Temperature Range	Package	Version	POR-Time
TH8062 KDC AA	K (-40 to 125°C)	DC (SOIC8)	A	A (8ms)
On Request				
TH8062 KDC AB	K (-40 to 125°C)	DC (SOIC8)	A	B (4ms)
TH8062 KDC AC	K (-40 to 125°C)	DC (SOIC8)	A	C (30ms)
TH8062 KDC AD	K (-40 to 125°C)	DC (SOIC8)	A	D (15ms)

General Description

The TH8062 consists of a low-drop voltage regulator $5\text{V}/70\text{mA}$ and a LIN bus transceiver. The LIN transceiver is suitable for LIN bus systems conform to LIN specification revision 2.0 and SAE J2602. The combination of voltage regulator and bus transceiver makes it possible to develop simple, but powerful and cheap slave nodes in LIN Bus systems.

Contents

1. Functional Diagram	4
2. Electrical Specification.....	5
2.1 Operating Conditions	5
2.2 Absolute Maximum Ratings	5
2.3 Static Characteristics	6
2.3.1 Voltage Regulator and Reset Unit	6
2.3.2 LIN Bus Interface	8
2.4 Dynamic Characteristics	9
2.5 Timing Diagrams	11
3. Functional Description	13
3.1 Operating Modes.....	13
3.2 Initialization	15
3.3 Wake-Up.....	15
3.4 VSUP under voltage reset.....	16
3.5 Overtemperature Shutdown	16
3.6 LIN BUS Transceiver	17
3.7 Linear Regulator.....	20
3.8 RESET	21
3.8.1 Programmability of Power-ON-Reset Delay	21
3.9 Mode Input EN	22
4. Application Hints	24
4.1 Safe Operating Area	24
4.2 Low Dropout Regulator	25
4.3 Application Circuitry	27
4.4 EMI Supressing.....	27
4.5 Connection to Flash-MCU.....	28
5. Operating during Disturbance.....	29
5.1 Operating without VSUP or GND	29
5.2 Short Circuit BUS against VBAT	29
5.3 Short Circuit BUS against GND.....	29
5.4 Short Circuit TxD against GND	29
5.5 TxD open	29
5.6 Short Circuit VCC against GND	29
5.7 Overload of VCC.....	29
5.8 Undervoltage VCC	29
5.9 Undervoltage VSUP	30
5.10 Short circuit RxD, RESET against GND or VCC	30
6. PIN Description	31
7. Mechanical Specification	32
8. Tape and Reel Specification	33
8.1 Tape Specification.....	33
8.2 Reel Specification	34
9. ESD/EMC Remarks	35
9.1 General Remarks	35
9.2 ESD-Test	35
9.3 EMC.....	35
10. Revision History.....	36
11. Assembly Information	37
12. Disclaimer.....	38

List of Figures

Figure 1 - Block diagram.....	4
Figure 2 - Timing diagram for propagation delays.....	11
Figure 3 - Timing diagram for duty cycle acc. to LIN 2.0 and J2602.....	11
Figure 4 - Timing Diagram for EN mode selection	12
Figure 5 - State diagram of operating modes.....	13
Figure 6 - Operating of power-on and under-voltage reset.....	15
Figure 7 - Receive mode impulse diagram.....	17
Figure 8 - TxD input circuitry	18
Figure 9 - RxD output circuitry.....	19
Figure 10 - Characteristic of current limitation $V_{CC} = f(I_{VCC})$	20
Figure 11 - Reset behaviour	21
Figure 12 - Output current of reset output vs. VCC voltage	21
Figure 13 - EN input circuitry	22
Figure 14 - EN controlled via MCU.....	22
Figure 15 - Permanent normal mode.....	23
Figure 16 - Power dissipation LIN transceiver @ 20kbit	24
Figure 17 - Save operating area.....	25
Figure 18 - ESR Curves for $6.8\mu F \leq C_L \leq 100\mu F$ and Frequency of 100 kHz	26
Figure 19 - Application circuit (slave node)	27
Figure 20 – Example circuitry for connection of RxD to MCU for flash programming.....	28

1. Functional Diagram




Figure 1 - Block diagram

2. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Correct operating of the device cannot be guaranteed if any of these limits are exceeded.

2.1 Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply voltage	V_{SUP}	6	18	V
Output voltage	V_{CC}	4.85	5.15	V
Operating ambient temperature	T_A	-40	+125	°C
Junction temperature	T_J		+150	°C

2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage at V_{SUP} Jump start capability Load dump	V_{SUP}		-1.0	18	V
		$T \leq 300$ s	-	30	
		$T \leq 500$ ms	-	40	
Input voltage at pin BUS	V_{BUS}		-24	30	V
		$T \leq 500$ ms	-	40	
Difference V_{SUP} - V_{CC}	$V_{SUP}-V_{CC}$		-0.3	40	V
Input voltage at pin EN	V_{INEN}		-0.3	$V_{SUP}+0.3$	V
Input voltage at pin TxD, RxD, RESET	V_{IN}		-0.3	$V_{CC}+0.3$	V
Input current at pin EN, TxD, RxD, RESET	I_{IN}		-25	25	mA
Input current for short circuit of pin V_{SUP} and V_{CC}	I_{INSH}		-500	500	mA
ESD Capability on pin BUS, VBAT, GND	ESD_{BUSHB}	Human body Model, 100pF via 1.5k Ω	-4	4	kV
ESD Capability on pin TxD, RxD, EN, RESET, VCC	ESD_{BUSHB}	Human body Model, 100pF via 1.5k Ω	-2	2	kV
Power dissipation	P_0		Internal limited ^[1]		
Thermal resistance from junction to ambient	R_{THJA}			130	K/W
Junction temperature ^[2]	T_J			150	°C
Storage temperature	T_{STG}		-55	150	°C

[1] See chapter 4.1 Safe Operating Area

[2] See chapter 3.5 Overtemperature Shutdown

2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for $V_{SUP} = 6$ to $18V$ and $T_{AMB} = -40$ to $125^{\circ}C$. All voltages are referenced to ground (GND), positive currents flow into the IC.

2.3.1. Voltage Regulator and Reset Unit

Parameter	Symbol	Condition	Min	Typ	Max	Unit	T ^[1]
VSUP							
Operating voltage	V_{SUP}		6	12	18	V	B
Supply current, VCC „noload“	I_{SnI}	$V_{SUP} = 13V$, $V_{EN} = V_{CC}$, $C_{LOAD} = 22\mu F$, BUS: 1k to VSUP,		150	250	μA	A
Supply current, „sleep mode“	I_{Ssleep}	$V_{SUP} = 13V$, $V_{EN} = 0V$, BUS: 1k to VSUP		15	30	μA	A
V_{SUP} under voltage reset “off” threshold	V_{SUVR_OFF}	V_{SUP} ramp up	3.2	3.7	4.2	V	A
V_{SUP} under voltage reset “on” threshold	V_{SUVR_ON}	V_{SUP} ramp down	2.7	3.1	3.5	V	A
V_{SUP} under voltage reset hysteresis	V_{SUVR_HYS}	$V_{SUVR_OFF} - V_{SUVR_ON}$	0.2			V	A
VCC							
Output voltage VCC	V_{CCn}	$6V \leq V_{SUP} \leq 18V$ $1mA \leq I_{LOAD} \leq 70mA$ $T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to $125^{\circ}C$	4.90 4.85	5.0	5.10 5.15	V	A
	V_{CCh}	$18V \leq V_{SUP} \leq 40V$ $I_{LOAD} = 10mA$	4.80		5.25	V	A
Drop-out voltage ^[2]	V_{D10}	$I_{VCC} = 10mA$		75	120	mV	A
	V_{D30}	$I_{VCC} = 30mA$		220	350	mV	A
	V_{D70}	$I_{VCC} = 70mA$		500	800	mV	A
Line regulation	V_{LNR}	$6V \leq V_{SUP} \leq 18V$			20	mV	A
Load regulation	V_{LDR10}	$I_{LOAD} = 1mA \rightarrow 10mA$			50	mV	A
	V_{LDR30}	$I_{LOAD} = 1mA \rightarrow 30mA$			90	mV	A
	V_{LDR70}	$I_{LOAD} = 1mA \rightarrow 70mA$			150	mV	A
Output current limitation	I_{VCC_max}	$V_{SUP} > 0V$	80	110	140	mA	A
Ripple Rejection on VSUP	PSRR	$V_{SUP} = 12V$, $f_i = 120Hz$, $V_{iP-P} = 1V$, $I_{LOAD} = 10mA$		t.b.d		dB	
Reset threshold - POR	$V_{RES(ON)}$	VCC ramp up, $t > t_r$	4.4	4.65	4.8	V	A

Parameter	Symbol	Condition	Min	Typ	Max	Unit	T ^[1]
Reset threshold – low voltage reset	V _{RES(OFF)}	V _{CC} ramp down, t > t _{rr}	4.4	4.65	4.8	V	A
Vres Hysteresis V _{RESHYS} = V _{RES(ON)} – V _{RES(OFF)}	V _{RESHYS}				150	mV	C
Master reset threshold	V _{MRES}		3.0	3.15	3.3	V	D
Enable Input EN							
Input voltage low	V _{ENL}		-0.3		0.8	V	B
Input voltage high	V _{ENH}		2.0		V _{SUP} + 0.3	V	B
Hysteresis	V _{ENHYS}		50		300	mV	C
Pull-down resistor EN low	R _{pdENL}	0V ≤ V _{EN} ≤ 0.8V	14	25	36	kΩ	A
Pull-down current EN high	I _{pdENH}	V _{EN} ≥ V _{ENH}	0.5	2	10	μA	A
Output RESET							
Output voltage low	V _{OL1_RESET}	I _{OUT} = 1 mA, V _{SUP} ≥ 6 V			0.8	V	A
Pull-up current	I _{pu}		-500	-375	-250	μA	A
Thermal Protection							
Thermal shutdown	T _{JSHD}		155		180	°C	D
Thermal recovery	T _{JREC}		126			°C	D

- [1] A = 100% serial test, B = Operating parameter, C = Only used for data characterization (cpk), D = Value guaranteed by design
- [2] The nominal V_{CC} voltage is measured at V_{SUP} = 12V. If the V_{CC} voltage is 100mV below its nominal value then the voltage drop is V_D = V_{SUP} – V_{CC}.

2.3.2. LIN Bus Interface

Parameter	Symbol	Condition	Min	Typ	Max	Unit	T ^[1]
General							
Pull up current BUS (recessive)	$I_{INBUSpu}$	$V_{BUS} = 18\text{ V}, V_{SUP} = 6\text{ V}$			20	μA	A
Pull up resistor BUS	R_{BUSpu}	$V_{SUP} = 12\text{ V}, V_{BUS} = 0\text{ V}$	20	30	60	$\text{k}\Omega$	A
Reverse current BUS (recessive)	$-I_{INBUSrev}$	$V_{SUP} = 12\text{ V}, V_{BUS} = 0\text{ V}$	-1			mA	A
Reverse current BUS (loss of battery)	$I_{INBUS_{job}}$	$V_{SUP} = 0\text{ V}, 0\text{ V} \leq V_{BUS} \leq 18\text{ V}$			20	μA	A
Reverse current BUS (loss of ground)	$I_{INBUS_{log}}$	$V_{SUP} = 12\text{ V}, 0\text{ V} \leq V_{BUS} \leq 18\text{ V}$	-1		1	mA	A
Receiver							
Receive threshold	V_{thr_rec}, V_{thr_dom}	$7.0\text{ V} \leq V_{SUP} \leq 18\text{ V}$	0.4		0.6	V_{SUP}	A
Centre point of receive threshold $V_{thr_cnt} = (V_{thr_rec} + V_{thr_dom})/2$	V_{thr_cnt}		0.475	0.5	0.525		A
Hysteresis of receive threshold $V_{thr_hys} = V_{thr_rec} - V_{thr_dom}$	V_{thr_hys}			0.15	0.175		A
Transmitter							
Output voltage BUS (dominant)	V_{BUSdom_1}	$I_{BUS} = 40\text{ mA}$			1.2	V	A
Current limitation BUS	I_{LIM}	$V_{BUS} = V_{SUP}, TxD = 0\text{ V}$	41	120	200	mA	A
Input TxD							
Pull-up resistor	R_{pu_TxD}	$V_{IN} = 0\text{ V}$	9.5	15	23	$\text{k}\Omega$	A
Input voltage low TxD	V_{IL}				0.3	V_{CC}	A
Input voltage high TxD	V_{IH}		0.7			V_{CC}	A
Output RxD							
Output voltage Low RxD	V_{OL}	$I_{OUT} = 1\text{ mA}$			0.8	V	A
Output voltage High RxD	V_{OH}	$I_{OUT} = -1\text{ mA}$	$V_{CC} - 0.8$			V	A

[1] A = 100% serial test, B = Operating parameter, C = only used for data characterization (cpk), D = Value guaranteed by design

2.4 Dynamic Characteristics

$6V \leq V_{SUP} \leq 18V$, $-40^{\circ}C \leq T_A \leq 125^{\circ}C$, unless otherwise specified

Parameter	Symbol	Condition	Min	Typ	Max	Unit	T ^[1]
RESET							
Reset time	t_{Res}	$V_{SUP} = 12V$, Vers. "A"	5.6	8	10.4	ms	A
		$V_{SUP} = 12V$, Vers. "B"	2.8	4	5.2	ms	A
		$V_{SUP} = 12V$, Vers. "C"	10.5	15	19.5	ms	A
		$V_{SUP} = 12V$, Vers. "D"	21	30	39	ms	A
Reset rising time	t_{rr}	$V_{SUP} = 12V$	3.0	6.5	12	μs	A
Wake-up and Mode Select							
Wake up time	t_{wake_BUS}		30	70	150	μs	A
Debouncing time EN	t_{deb_EN}		2	6	15	μs	D
Propagation delay EN to sleep mode	$t_{pd_EN_sleep}$	$C_{Load} = 22\mu F$ $R_{Load} = 169\ \Omega$			400	μs	A
Propagation delay EN to normal mode	$t_{pd_EN_norm}$	$C_{Load} = 22\mu F$ $R_{Load} = 169\ \Omega$			400	μs	A
Setup time TxD to EN for low slew mode	$t_{set_TxD_LS}$		5			μs	B
Hold time TxD after EN for low slew mode	$t_{hold_TxD_LS}$		20			μs	B
General LIN Parameter							
Slew rate rising edge BUS	dV/dT_{rise}	Normal Mode	0.8	1.5	2.5	$V/\mu s$	C
Slew rate falling edge BUS	dV/dT_{fall}	BUS-Load: 1kOhm/1nF	-2.5	-1.5	-0.8	$V/\mu s$	C
Slew rate rising edge BUS	dV/dT_{rise}	Low Slew Mode	0.3	0.8	1.3	$V/\mu s$	C
Slew rate falling edge BUS	dV/dT_{fall}	BUS-Load: 1kOhm/1nF	-1.3	-0.8	-0.3	$V/\mu s$	C
Receiver debouncing time	t_{deb_BUS}		1.5	2.8	4.0	μs	C
Receiver propagation delay BUS->RxD	t_{dr_RxD} t_{df_RxD}	$C_{L(RxD)} = 50\ pF$			6	μs	A
Symmetry propagation delay BUS->RxD	t_{dsym_RxD}	$t_{dr_RxD} - t_{df_RxD}$	-2		2	μs	A
Internal capacity	C_{BUS}	Pulse at BUS via 10kOhm with 0/10 V; $V_{SUP} = open$		25	35	pF	D

Parameter	Symbol	Condition	Min	Typ	Max	Unit	T ^[1]
LIN transceiver parameter according to LIN Physical Layer Spec. rev. 2.0, table 3.4 (20kbit/s)							
Conditions: Normal slew mode; V _{SUP} = 7.0V to 18V; BUS loads: 1kΩ/1nF; 660Ω/6.8nF; 500Ω/10nF TxD signal: t _{Bit} = 50μs, t _{wH} = T _{wL} = t _{Bit} ; t _{rise} = t _{fall} < 100ns							
Minimal recessive bit time [2]	t _{rec(min)}		40	50	58	μs	
Maximum recessive bit time [2]	t _{rec(max)}		40	50	58	μs	
Duty cycle 1	D ₁	D ₁ = t _{rec(min)} / (2*t _{Bit})	0.396				A
Duty cycle 2	D ₂	D ₂ = t _{rec(max)} / (2*t _{Bit})			0.581		A
LIN transceiver parameter according to LIN Physical Layer Spec. rev. 2.0, table 3.4 (10.4kbit/s)							
Conditions: Low slew mode; V _{SUP} = 7.0V to 18V; BUS loads: 1kΩ/1nF; 660Ω/6.8nF; 500Ω/10nF TxD signal: t _{Bit} = 96μs, t _{wH} = T _{wL} = t _{Bit} ; t _{rise} = t _{fall} < 100ns							
Minimal recessive bit time [2]	t _{rec(min)}		80	96	113	μs	
Maximum recessive bit time [2]	t _{rec(max)}		80	96	113	μs	
Duty cycle 1	D ₁	D ₁ = t _{rec(min)} / (2*t _{Bit})	0.417				A
Duty cycle 2	D ₂	D ₂ = t _{rec(max)} / (2*t _{Bit})			0.590		A
LIN transceiver parameter according to SAE J2602 (10.4kbit/s)							
Conditions: Low slew mode; V _{SUP} = 7.0V to 18V; BUS loads: 1kΩ/1nF; 660Ω/6.8nF; 500Ω/10nF TxD signal: t _{Bit} = 96μs, t _{wH} = T _{wL} = t _{Bit} ; t _{rise} = t _{fall} < 100ns							
Minimal recessive delay TxD -> BUS [2]	t _{x_rec_min}				48	μs	
Maximum recessive delay TxD -> BUS [2]	t _{x_rec_max}				48	μs	
Minimal dominant delay TxD -> BUS [2]	t _{x_dom_min}				48	μs	
Maximum dominant delay TxD -> BUS [2]	t _{x_dom_max}				48	μs	
Maximum rec. to dom. delay	T _{r_d_max}	t _{x_rec_max} - t _{x_dom_min}			15.9	μs	A
Maximum dom. to rec. delay	T _{d_r_max}	t _{x_dom_max} - t _{x_rec_min}			17.2	μs	A

- [1] A = 100% serial test, B = Operating parameter, C = only used for data characterization (cpk), D = Value guaranteed by design
 [2] See chapter 2.5 Timing Diagrams

2.5 Timing Diagrams




Figure 2 - Timing diagram for propagation delays




Figure 3 - Timing diagram for duty cycle acc. to LIN 2.0 and J2602




Figure 4 - Timing Diagram for EN mode selection

3. Functional Description

The TH8062 consists of a low drop voltage regulator 5V/70mA and a LIN bus transceiver, which is a bi-directional bus interface for data transfer between LIN bus and the LIN protocol controller. Additionally integrated is a RESET unit with a fixed power-on-reset delay of 8ms (optional 4,15 or 30ms).

3.1 Operating Modes

The TH8062 provides three main operating modes “normal”, “sleep” and “low slew” and the intermediate states “Ini-state” and “thermal shutdown”. The main modes are fixed states defined by basic actions (VSUP start, EN or wake-up). The intermediate states are soft states. They aren't defined by logical actions but by changes of voltage (VSUP, VCC) or junction temperature.




Figure 5 - State diagram of operating modes

Normal Mode

This mode is the base mode. The bus transceiver is able to send with a max baud rate of 20kbit/s. The whole TH8062 is active. Switching to normal mode can be done via the following actions:

- Start of V_{SUP} or after under voltage reset
- Rising edge at EN (EN=high) and TxD=high (local wake-up)
- Activity on the LIN bus (remote wake-up)

Sleep Mode

Sleep mode is most current saving. With a falling edge on EN (EN=low) the TH8062 is switched from normal mode into sleep mode. The voltage regulator and the reset unit will be switched off and the LIN transceiver is in recessive state.

Switching into sleep mode can be done independently from the current transceiver state. That means if the transmitter is in dominant state this state will be cancelled and it will be switched to recessive state.

Low Slew Mode

In this mode the slew rate is switched from the normal value of typ. 1.6V/ μ s to a low value of typ. 0.8V/ μ s. This mode is optimized to send with a maximum baud rate of 10.4kbit/s (SAE J2602). Because of this reduction of the slew rate the EME behaviour is improved especially in the frequency range of 100 kHz to 10MHz.

Switching to this mode is possible with a combination of rising edge on EN together with a low level on TxD. The IC operates in this mode until the next under voltage reset occurs.

POR-state

This is the power-on-reset state of the TH8062, while $V_{sup} < V_{SUVR_OFF}$. If the prior state was sleep mode, the TH8062 switches via the ini-state to normal mode.

Ini-state

This is an intermediate state, which will pass through after switch on of VSUP or VCC. The TH8062 remains in this state if V_{CC} is below V_{RES} (Reset output = L) and $V_{sup} > V_{SUVR_ON}$.

Thermal Shutdown

If the junction temperature T_J is higher than T_{JSHD} ($>155^\circ\text{C}$), the TH8062 will be switched into the thermal shutdown mode. The behaviour within this mode is comparable with the sleep mode except for LIN transceiver operating. The transceiver is completely disabled; no wake-up functionality is available.

If T_J falls below the thermal recovery temperature T_{JREC} (typ. 140°C) the TH8062 will be recover to the previous state (normal, sleep or low slew).

3.2 Initialization

Initialization starts when the power supply is switched on as well as every rising edge on of the TH8062 via the EN pin.

VSUP- Power-ON

If V_{SUP} is switched on the TH8062 starts to normal mode via the POR- and Ini-state. A combination of dynamic POR and under voltage reset circuitry generates a POR signal, which switches the TH8062 into normal mode. This power on behaviour is independent from the status of the EN-pin.

Power-on reset and under-voltage reset operate independent from each other, which secures the independence from the rise time of V_{SUP} . During fast V_{SUP} edges the power-on reset will be active. If the increasing of V_{SUP} is very slow ($> 1\text{ms/V}$) and $V_{SUP} > V_{SUVR_OFF}$ (typ. 4.2V) the under voltage reset unit initializes the voltage regulator.

The effects of both POR circuits at different V_{SUP} slopes will show in Figure 6.




Figure 6 - Operating of power-on and under-voltage reset

After POR the voltage regulator starts and the VCC voltage will be output. If $V_{CC} > V_{MRes}$ the bus interface will be activated. If the V_{CC} voltage level is higher than V_{RES} , the reset time t_{Res} is started. After t_{Res} the RESET output switches from low to high (see Figure 11).

The Initialization procedure operates after POR independent from the EN voltage.

Start of Linear Regulator via Wake-up

The initialization is only being done for the VCC circuitry parts. This procedure begins with leaving the master reset state ($V_{CC} > V_{MRes}$) and runs in the same manner as the VSUP-Power-On.

3.3 Wake-Up

If the regulator is put into sleep mode it can be woken up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. $70\mu\text{s}$ switches on the regulator.

The low slew mode has to be selected again if necessary.

After the BUS has woken up the regulator, it can only be switched off with a high level followed by a low level on the EN pin.

3.4 VSUP under voltage reset

The under voltage detection unit inhibits an undefined behaviour of the TH8062 under low voltage condition ($VSUP < 4V$). If $VSUP$ drops below V_{SUVR_ON} (typ. 3.1V) the under voltage detection becomes active and the IC will be switched to POR state. The following increasing of $VSUP$ above V_{SUVR_OFF} (typ. 3.7V) cancels this POR state and the voltage regulator starts with the initialization sequence.

VSUP under voltage in Normal Mode

Supply Voltages below V_{SUVR_OFF} do not influence the voltage regulator. The output voltage V_{CC} follows $VSUP$.

VSUP under voltage in Sleep Mode

No exit from the sleep mode will take place if the $VSUP$ voltage drops down to V_{SUVR_ON} (typ. 3.5V). The under voltage reset becomes active (POR-state) if the voltage drops below 2.7V. As a result of this functioning, the sleep mode is left to the normal mode. If $VSUP$ rises again above V_{SUVR_OFF} (typ. 4.2V) the IC initializes the voltage regulator and continues to work with the normal mode.

The under voltage reset unit secures stable functioning in the under voltage range of $VSUP$ down to GND level. The dynamic Power-On-Reset secures a defined internal state independent from the duration of the $VSUP$ drop, which guarantees a stable restart.

VSUP under voltage in Low Slew Mode

The behaviour of TH8062 at low $VSUP$ voltages is equal to the sleep mode. The low slew mode will be cancelled, if $VSUP$ drops below V_{SUVR_ON} in this mode. The TH8062 enters the normal mode, if $VSUP$ rises again above V_{SUVR_OFF} .

3.5 Overtemperature Shutdown

If the junction temperature is $155^{\circ}C < T_J < 175^{\circ}C$ the over-temperature recognition will be activated and the regulator voltage will be switched off. The V_{CC} voltage drops down, the reset state is entered and the bus-transceiver is switched off (recessive state).

After T_J falls below $140^{\circ}C$ the TH8062 will be initialized again (see Figure 11). This initialisation starts independently from the voltage levels on EN and BUS. Within the thermal shutdown mode the transceiver can not switch to the normal mode neither with local nor with remote wake-up.

The operation of the TH8062 is possible between T_{Amax} ($125^{\circ}C$) and the switch off temperature, but small parameter differences can appear.

After over-temperature switch-off the IC behaves as described in chapter 3.8 RESET.

3.6 LIN BUS Transceiver

The TH8062 has an integrated bi-directional bus interface device for data transfer between LIN bus and the LIN protocol controller.

The transceiver consists of a driver with slew rate control, wave shaping and current limitation and a receiver with high voltage comparator followed by a debouncing unit.

Transmit Mode

During transmission the data at the pin TxD will be transferred to the BUS driver to generate a bus signal. To minimize the electromagnetic emission of the bus line, the BUS driver has an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted in the following cases:

- Sleep mode
- Thermal Shutdown active
- Master Reset ($V_{CC} < 3.15V$)

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with an active diode. This diode prevents the reverse current of V_{BUS} during differential voltage between V_{SUP} and BUS ($V_{BUS} > V_{SUP}$).

No additional termination resistor is necessary to use the TH8062 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via an external 1k Ω resistor in series with a diode to VBAT.

Receive Mode

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit ($\tau = 2.8\mu s$).




Figure 7 - Receive mode impulse diagram

The receive threshold values V_{thr_max} and V_{thr_min} are symmetrical to the centre voltage of $0.5 \cdot V_{SUP}$ with a hysteresis of $0.175 \cdot V_{SUP}$. Including all tolerances the LIN specific receive threshold values of $0.4 \cdot V_{SUP}$ and $0.6 \cdot V_{SUP}$ will be securely observed.

Slew Modes and Data rates

The TH8062 is a **constant slew rate** transceiver which means that the bus driver works with a mode depended slew rate. In normal mode the slew rate is typical 1.6 V/ μ s (max. baudrate 20kbit/s) and in low slew mode typical 0.8 V/ μ s. The lower slew rate in low slew mode associated with a baud rate of 10.4kbit/s improves the EME behaviour.

The LIN transceiver of TH8062 is compatible to the physical layer specification according to LIN 2.0 specification for data rates up to 20kbit/s and the SAE specification J2602 for data rates up to 10.4kbit/s.

The constant slew rate principle is very robust against voltage drops and can operate with RC- oscillator systems with a clock tolerance up to $\pm 2\%$ between 2 nodes.

Low Slew Mode

In this mode the slew rate is switched from the normal value of typ. 1.6V/ μ s to a low value of typ. 0.8V/ μ s. This mode is optimized to send with a maximum baud rate of 10.4kbit/s (acc. to SAE J2602). Because of this reduction of the slew rate the EME behaviour is improved especially in the frequency range of 100 kHz to 10MHz.

Input TxD

The 5V input TxD controls directly the BUS level:

- TxD = low -> BUS = low (dominant level)
- TxD = high -> BUS = high (recessive level)

The TxD pin has an internal pull up resistor connected to VCC. This guarantees that an open TxD pin generates a recessive BUS level.




Figure 8 - TxD input circuitry

Output RxD

The received BUS signal will be output to the RxD pin:

$$\begin{aligned} \text{BUS} < V_{\text{thr_cnt}} - 0.5 * V_{\text{thr_hys}} & \rightarrow \text{RxD} = \text{low} \\ \text{BUS} > V_{\text{thr_cnt}} + 0.5 * V_{\text{thr_hys}} & \rightarrow \text{RxD} = \text{high} \end{aligned}$$

This output is a push-pull driver between VCC and GND with an output current of 1mA.




Figure 9 - RxD output circuitry

3.7 Linear Regulator

The TH8062 has an integrated low drop linear regulator with a p-channel-MOSFET as driving transistor. This regulator outputs a voltage of $5V \pm 3\%$ and a current of $\leq 70mA$ within an input voltage range of $6V \leq V_{SUP} \leq 18V$. The current limitation unit limits the output current for short circuits or overload to 130mA respectively drop-down of the V_{CC} voltage.




Figure 10 - Characteristic of current limitation $V_{CC} = f(I_{VCC})$

3.8 RESET

The TH8062 contains a reset unit which secures the correct initialization and generation of the reset signal. The RESET pin outputs the reset state of the TH8062. The POR timer will be started if V_{SUP} is switched on and $V_{CC} > \text{POR threshold}$. After the time t_{Res} the RESET output is switched from low to high.

The RESET unit combines a V_{CC} low voltage detection unit with fixed POR timer. This output is switched from low to high if V_{SUP} is switched on and $V_{CC} > V_{RES}$ after the time t_{Res} .

All conditions which cause a drop of the V_{CC} voltage will be detected from the low voltage reset unit which generates a reset signal. The TH8062 will be reinitialized if the V_{CC} voltage rises above the low voltage limit. If the voltage V_{CC} drops below V_{RES} then the RESET output is switched from high to low after the time t_{tr} has been reached. For this reason short breaks of the V_{CC} voltage and uncontrolled reset generations will be inhibited. The circuitry of the RESET output driver guarantees, that the reset low level during decreasing of the V_{CC} voltage will be kept secure (see Figure 12).




Figure 11 - Reset behaviour




Figure 12 - Output current of reset output vs. VCC voltage

3.8.1. Programmability of Power-ON-Reset Delay

The standard POR time of the TH8062 is typ. 8ms. During final test it is possible to re-program this time to other values. Possible values are 4ms, 15ms and 30ms. See ordering code for details.

3.9 Mode Input EN

The TH8062 is switched into the sleep mode with a falling edge and into normal mode with a rising edge at the EN pin. The normal mode will be kept as long as EN = high.

The deactivation of TH8062 with a falling edge at EN can be done independently from the state of the bus-transceiver.




Figure 13 - EN input circuitry

The maximum input voltage is VSUP. The threshold is typ. 1.4V and therefore also 5V and 3.3V CMOS levels can be used as input signal. Figure 13 shows the internal circuitry of the EN pin.

The EN input has an internal pull down resistor of typ. 25k to secure that if this pin is not connected a low level will be generated. An input debouncing filter of 6µs suppresses effectively disturbance couplings via the EN pin

It will use different pull down resistors for normal and sleep mode to minimize the sleep mode current.

The wide input voltage range allows different EN control possibilities. If the EN input is connected to a CMOS output of the MCU, a falling edge switches the TH8062 into sleep mode (the regulator is also switched off). The wake up is only possible via the bus line.




Figure 14 - EN controlled via MCU

If the application doesn't need the wake up capability of the TH8062 a direct connection EN to VSUP is possible. In this case the TH8062 operates in permanent normal mode. Also possible is the external (outside of the module) control of the EN line via a VBAT signal. If this is a direct VBAT signal an external reverse battery protection has to be added to the circuitry.




Figure 15 - Permanent normal mode

4. Application Hints

4.1 Safe Operating Area

The maximum power dissipation depends on the thermal resistance of the package and the PCB, the temperature difference between Junction and Ambient as well as the airflow. The power dissipation can be calculated with:

$$P_D = (V_{SUP} - V_{CC}) * I_{VCC} + P_{D_TX}$$

The power dissipation of the transmitter P_{D_TX} depends on the transceiver configuration and its parameters as well as on the bus voltage $V_{BUS}=V_{BAT}-V_D$, the resulting termination resistance R_L , the capacitive bus load C_L and the bit rate. Figure 16 shows the dependence of power dissipation of the transmitter as function of V_{SUP} . The conditions for calculation of the power dissipation is $R_L=500\Omega$, $C_L=10nF$, bit rate=20kbit and duty cycle on TxD of 50%




Figure 16 - Power dissipation LIN transceiver @ 20kbit

The permitted package power dissipation can be calculated:

$$P_{Dmax} = \frac{T_j - T_A}{R_{THJ-A}}$$

If we consider that $P_{D_TX_max} = f(V_{SUP})$ the max output current I_{VCC} on V_{CC} can be calculated:

$$I_{VCCmax} = \frac{\frac{T_j - T_A}{R_{THJ-A}} - P_{D_TX_max} @ VSUP}{VSUP - VCC}$$

$T_j - T_A$ is the temperature difference between junction and ambient and R_{th} is the thermal resistance of the package. The thermal energy is transferred via the package and the pins to the ambient. This transfer can be improved with additional ground areas on the PCB as well as ground areas under the IC.




Figure 17 - Save operating area

The linear regulator of the TH8062 operates with input voltages up to 18V and can output a current of 70mA. The maximum power dissipation limits the maximum output current at high input voltages and high ambient temperatures. The output current of 70mA at an ambient temperature of $T_A = 125^\circ\text{C}$ is only possible with small voltage differences between V_{SUP} and V_{CC} . See Figure 17 for safe operating areas for different ambient temperatures.

4.2 Low Dropout Regulator

The voltage regulator of the TH8062 is a low dropout regulator (LDO) with a p-MOSFET as driving transistor. This kind of regulator has a standard pole, generated from the internal frequency compensation and an additional pole, which is dependent from the load and the load capacitance. This additional pole can cause an instable behaviour of the regulator! It is required a zero point to compensate this additional pole. It can be realised via an additional load resistor in series with a load capacitor. It is used for this compensation the equivalent series resistance (ESR) of the load capacitor. Every real capacitor is characterized with an ESR value. With the help of this ESR value an additional zero point is implemented into the amplification loop and therefore the result of the negative phase shift is compensated.

Because of this correlation the regulator has a stable operating area which is defined by the load resistance R_L , the load capacitor C_L and the corresponding ESR value. The load resistance resp. load current is defined by the application itself and therefore the compensation of the pole can only be done via variation of the load capacitance and ESR value.

Input Capacitor on VSUP C_{IN}

An input capacitance of $C_{\text{IN}} \geq 4.7\mu\text{F}$ is necessary. Higher capacitance values improve the line transient response and the supply noise rejection behaviour. The combination of electrolytic capacitor (e.g. $100\mu\text{F}$) in parallel with a ceramic RF-capacitor (e.g. 100nF) archives good disturbance suppressing.

The input capacitor should be placed as close as possible ($< 1\text{cm}$) to the VSUP pin.

Load Capacitor on VCC C_L

The regulator is stabilized by the output capacitor C_L. The TH8062 requires a minimum of 4.7µF capacitor connected to the 5V output to insure stability. This capacitor should maintain its ESR in the stable region of the ESR curve (See Figure 18) over the full operating temperature range of the application. It has to be taken into account that the capacitance value and the ESR of a capacitor changes with temperature. The minimal capacitance value must also be kept within the whole operating temperature range.




Figure 18 - ESR Curves for 6.8µF ≤ C_L ≤ 100µF and Frequency of 100 kHz

The value and type of the output capacitor can be selected using the diagram shown in Figure 18. The load capacitor should be placed as close as possible (< 1cm) to the VCC pin.

Capacitance Value

The capacitance value of an electrolytic capacitor depends on the voltage, temperature and the frequency. The temperature coefficient of the capacitor value is positive, that means that the value increases with increasing of the temperature. The capacitance value decreases with increasing of the frequency. This behaviour of a capacitor can cause that at T_A=-40°C the capacitance value falls below the minimum required capacitance for the regulator. In this case the regulator becomes instable, which means the regulator starts oscillation. The nominal value of the capacitor at T_A=25°C has to be chosen with enough margin under consideration of the capacitor specification. The instable behaviour will be amplified because of the decreasing of the capacitance with this oscillation.

ESR

The equivalent serial resistance is the resistor part of the equivalent circuit diagram of a capacitor. The ESR value depends on the temperature and frequency. Normally the specified ESR values for a capacitor is valid at a temperature of T_A=25°C and a frequency of f=100 kHz.

The temperature coefficient is negative, which means with increasing of the temperature the ESR value decreases. When choosing the capacitance, it has to take into account that the ESR can decrease at T_A=-40°C dramatically that the valid operating area can be left, which causes that the regulator will be instable.

Tantalum Capacitors

This type of capacitor has a low dependence of the capacitance and the ESR from the temperature and is therefore well suitable as VCC load capacitor.

Aluminium Capacitors

These capacitors show a strong influence of the capacitance and the ESR from the temperature. These characteristic restrains the usability as load capacitor for the low drop regulator of TH8062.

4.3 Application Circuitry




Figure 19 - Application circuit (slave node)

4.4 EMI Supressing

To minimize the influence of EMI on the bus line a 180pF capacitor should be connected directly to the BUS pin (see Figure 19). This EMI-Filter makes sure that the RF injection into the IC from the BUS line have no affect resp. will be limited.

Alternatively to a pure C-filter it is also possible to use LC- or RC-filter. The dimension of C, L or R, L depends on the corner frequency, the maximum LIN bus capacitance (10nF) and the compliance with the DC- and AC LIN bus parameters.

4.5 Connection to Flash-MCU

While programming a flash MCU the TH8062 should be disconnected from the MCU. This can be done by disconnecting the supply voltage from the TH8062 or by switching off with the EN pin. The reverse current supply of the IC via the RxD pin, if the connected MCU pin is used as normal signal input and programming input, must be inhibited via a decoupling diode. In this case the MCU must be supplied via the programming interface.




Figure 20 – Example circuitry for connection of RxD to MCU for flash programming

The programming of the Flash is also possible via the LIN pin, if the MCU supports this kind of flash mode.

5. Operating during Disturbance

5.1 Operating without VSUP or GND

The absence of V_{SUP} or GND connection will not influence or disturb the communication between other bus nodes. No reverse supply of the IC can appear if without GND or VSUP connection the BUS pin is on VBAT level.

5.2 Short Circuit BUS against VBAT

The reaction of the IC depends on the send state of the transceiver:

- Recessive LIN bus is blocked, no influence to the TH8062
- Dominant Current limitation, thermal shut down of TH8062 if power dissipation will make an overrun of T_J

5.3 Short Circuit BUS against GND

LIN bus is blocked. No influence on the TH8062.

5.4 Short Circuit TxD against GND

The LIN transceiver is permanently in the dominant state, which means the whole LIN bus. This state can only be detected from the LIN controller. In this case the controller must switch off the LIN node via the EN input of the TH8062. A thermal shut down of TH8062 will appear if the power dissipation will make an overrun of T_J .

5.5 TxD open

The internal pull-up resistor forces the LIN node to the recessive state. The communication between the other bus-nodes will not be disturbed.

5.6 Short Circuit VCC against GND

The VCC pin is protected via a current limitation. This state is comparable with the behaviour in the sleep mode.

5.7 Overload of VCC

Thermal switch off

The power dissipation is increasing if the load current is between I_{VCC_max} and I_{LVCC} . If the max junction temperature of $>155^{\circ}C$ is reached, the IC will be switched off. The voltage regulator will also be switched off and a reset signal is forced.

Over current

If the current limitation is active the voltage on VCC drops down. If this voltage under-runs the threshold V_{RES} , a reset will be forced.

5.8 Undervoltage VCC

The reset unit ensures the correct behaviour of the driver during under-voltage. The BUS pin generates the recessive state if $V_{CC} < V_{MRes}$ (3.15V). The inputs EN and TxD have pull-up or pull-down characteristics. If $V_{CC} \geq V_{MRes}$ the TxD signal is transmitted to the bus. The receive mode is also active.


5.9 Undervoltage VSUP

The combination of dynamic power on reset and low voltage reset guarantees a defined start up behaviour. If the supply voltage VSUP drops below 3V the low voltage detection becomes active. If the VSUP voltage rises again above 3.5V the low voltage reset will be terminated and the 5V voltage regulator will be started.

5.10 Short circuit RxD, RESET against GND or VCC

Both outputs are short circuit proof to VCC and ground.


6. PIN Description



Pin	Name	IO-Typ	Description
1	VSUP	P	Supply voltage
2	EN	I	Enable input voltage regulator, HV-pull-down-input, High-active
3	GND	P	Ground
4	BUS	I/O	LIN bus line
5	RxD	O	Receive output, 5V-push-pull
6	TxD	I	5V-Transmit input, pull-up-input
7	RESET	O	Reset 5V-output, active low
8	VCC	O	Regulator output 5V/70mA

7. Mechanical Specification

SOIC8




Small Outline Integrated Circuit (SOIC), SOIC 8, 150 mil

	A1	B	C	D	E	e	H	h	L	A	α	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min	0.10	0.36	0.19	4.80	3.81	1.27	5.80	0.25	0.41	1.52	0°	0.53	1.37
max	0.25	0.46	0.25	4.98	3.99		6.20	0.50	1.27	1.72	8°		1.57
All Dimension in inch, coplanarity < 0.004"													
min	0.004	0.014	0.0075	0.189	0.150	0.050	0.2284	0.0099	0.016	0.060	0°	0.021	0.054
max	0.0098	0.018	0.0098	0.196	0.157		0.244	0.0198	0.050	0.068	8°		0.062

8. Tape and Reel Specification

8.1 Tape Specification




Standard Reel with diameter of 13"

Package	Parts per Reel	Width	Pitch
SOIC8	2500	12 mm	8 mm

D ₀	E	P ₀	P ₂	T _{max}	T _{1 max}	G _{1 min}	G _{2 min}	B _{1 max}	D _{1 min}	F	P ₁	R _{min}	T _{2 max}	W
1.5 +0.1	1.75 ±0.1	4.0 ±0.1	2.0 ±0.05	0.6	0.1	0.75	0.75	8.2	1.5	5.5 ±0.05	4.0 ±0.1	30	6.5	12.0 ±0.3

A₀, B₀, K₀ can be calculated with package specification.
Cover Tape width 9.2 mm.

8.2 Reel Specification



A_{max}	B^*	C	D^*_{min}
330	2.0 ± 0.5	$13.0 +0,5/-0,2$	20.2

Width of half reel	N_{min}	W_1	W_2_{max}
4 mm	100,0	4,4	7,1
8 mm	100,0	8,4	11,1

9. ESD/EMC Remarks

9.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD).
Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

9.2 ESD-Test

The TH8062 is tested according CDF-AEC-Q100-002 / MIL883-3015.7 (human body model).

9.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data- and signal pins.

10. Revision History

Version	Changes	Remark	Date
001		1 st Release	April 2005
002	<ul style="list-style-type: none"> - Update block diagram - Update Static Characteristics <ul style="list-style-type: none"> o Output current limitation o POR Reset time - Update Dynamic Characteristics <ul style="list-style-type: none"> o Add general LIN Parameter - Update Assembly Information 		March 2006

11. Assembly Information

Standard information regarding manufacturability of Melexis products with different soldering processes

Our products are classified and qualified regarding soldering technology, solderability and moisture sensitivity level according to following test methods:

Reflow Soldering SMD's (Surface Mount Device)s

- IPC/JEDEC J-STD-020
Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)
- EIA/JEDEC JESD22-A113
Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing (reflow profiles according to table 2)

Wave Soldering SMD's (Surface Mount Device)s and THD's (Through Hole Device)s

- EN60749-20
Resistance of plastic- encapsulated SMD's to combined effect of moisture and soldering heat
- EIA/JEDEC JESD22-B106 and EN60749-15
Resistance to soldering temperature for through-hole mounted devices

Iron Soldering THD's (Through Hole Device)s

- EN60749-15
Resistance to soldering temperature for through-hole mounted devices

Solderability SMD's (Surface Mount Device)s and THD's (Through Hole Device)s

- EIA/JEDEC JESD22-B102 and EN60749-21
Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

Melexis is contributing to global environmental conservation by promoting **lead free** solutions. For more information on qualification of **RoHS** compliant products (RoHS = European directive on the Restriction Of the Use of Certain Hazardous Substances) please visit the quality page on our website:

http://www.melexis.com/quality_leadfree.asp

12. Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2002 Melexis NV. All rights reserved.

For the latest version of this document. Go to our website at
www.melexis.com

Or for additional information contact Melexis Direct:

Europe and Japan:
Phone: +32 1367 0495
E-mail: sales_europe@melexis.com

All other locations:
Phone: +1 603 223 2362
E-mail: sales_usa@melexis.com

ISO/TS16949 and ISO14001 Certified