68030/040 PECL to TTL Clock Driver

Description

The MC10H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H640 also uses differential PECL internally to achieve its superior skew characteristic.

The H640 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Diagram).

Features

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0 V Supply
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

Function

Reset (R): LOW on RESET forces all Q outputs LOW and all \overline{Q} outputs HIGH.

Power-Up: The device is designed to have the POS edges of the \div 2 and \div 4 outputs synchronized at power up.

Select (SEL): LOW selects the ECL input source (DE/ $\overline{\rm DE}$). HIGH selects the TTL input source (DT).

The H640 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and $\overline{\text{DE}}$ goes HIGH.




ON Semiconductor®

www.onsemi.com



PLLC-28 FN SUFFIX CASE 776-02

MARKING DIAGRAM*



A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping
MC10H640FNG	PLLC-28 (Pb-Free)	37 Units / Tube

1




Figure 1. Pinout: PLCC-28 (Top View)




Figure 2. Logic Diagram

Table 1. PIN DESCRIPTION

PIN	FUNCTION
GT VT VE GE DE, DE V _{BB} DT Qn, Qn SEL R	TTL Ground (0 V) TTL V _{CC} (+5.0 V) ECL V _{CC} (+5.0 V) ECL Ground (0 V) ECL Signal Input (positive ECL) V _{BB} Reference Output TTL Signal Input Signal Outputs (TTL) Input Select (TTL) Reset (TTL)

Table 2. DC CHARACTERISTICS ($V_T = V_E = 5.0 \text{ V} \pm 5\%$)

				0°C 2		25	°C	85	°C	
Symbol	Characteristic		Condition	Min	Max	Min	Max	Min	Max	Unit
I _{EE}	Power Supply Current	ECL	VE Pin		57		57		57	mA
I _{CCH}		TTL	Total all VT pins		30		30		30	mA
I _{CCL}					30		30		30	mΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 3. 10H PECL DC CHARACTERISTICS ($V_T = V_E = 5.0 \text{ V} \pm 5\%$)

			0°C		0°C 25°C		85	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
I _{INH} I _{INL}	Input HIGH Current Input LOW Current		0.5	255	0.5	175	0.5	175	μΑ
V _{IH} 1 V _{IL} 1	Input HIGH Voltage Input LOW Voltage	V _E = 5.0 V	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	V
V _{BB} 1	Output Reference Voltage		3.62	3.73	3.65	3.75	3.69	3.81	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for V_{CC} = 5.0V.
- 1. PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0V$.

Table 4. TTL DC CHARACTERISTICS ($V_T = V_E = 5.0 \text{ V} \pm 5\%$)

			0°C		25	°C	85	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage		2.0	0.8	2.0	0.8	2.0	0.8	V
I _{IH}	Input HIGH Current	V _{IN} = 2.7 V V _{IN} = 7.0 V		20 100		20 100		20 100	μΑ
I _{IL}	Input LOW Current	V _{IN} = 0.5 V		-0.6		-0.6		-0.6	mA
V _{OH}	Output HIGH Voltage	I _{OH} = -3.0 mA I _{OH} = -15 mA	2.5 2.0		2.5 2.0		2.5 2.0		V
V _{OL}	Output LOW Voltage	I _{OL} = 24 mA		0.5		0.5		0.5	V
V _{IK}	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}$		-1.2		-1.2		-1.2	V
Ios	Output Short Circuit Current	V _{OUT} = 0 V	-100	-225	-100	-225	-100	-225	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. AC CHARACTERISTICS ($V_T = V_E = 5.0 \text{ V} \pm 5\%$)

				0	°C	25	s∘ C	85	s°C	
Symbol	Characteristic		Condition	Min	Max	Min	Max	Min	Max	Unit
t _{PLH}	Propagation Delay ECL D to Output	Q0 – Q3	CL = 25 pF	4.0	6.0	4.0	6.0	4.2	6.2	ns
t _{PLH}	Propagation Delay TTL D to Output		CL = 25 pF	4.0	6.0	4.0	6.0	4.3	6.3	ns
tskwd*	Within-Device Skew		CL = 25 pF		0.5		0.5		0.5	ns
t _{PLH}	Propagation Delay ECL D to Output	Q0, Q1	CL = 25 pF	4.0	6.0	4.0	6.0	4.2	6.2	ns
t _{PLH}	Propagation Delay TTL D to Output		CL = 25 pF	4.0	6.0	4.0	6.0	4.3	6.3	ns
t _{PLH}	Propagation Delay ECL D to Output	Q4, Q5	CL = 25 pF	4.0	6.0	4.0	6.0	4.2	6.2	ns
t _{PLH}	Propagation Delay TTL D to Output		CL = 25 pF	4.0	6.0	4.0	6.0	4.3	6.3	ns
t _{PD}	Propagation Delay R to Output	All Outputs	CL = 25 pF	4.3	6.3	4.3	6.3	5.0	7.0	ns
t _R t _F	Output Rise/Fall Time 0.8 V to 2.0 V	All Outputs	CL = 25 pF		2.5 2.5		2.5 2.5		2.5 2.5	ns
f _{max}	Maximum Input Frequency		CL = 25 pF	135		135		135		MHz
t _{pw}	Minimum Pulse Width			1.50		1.50		1.50		ns
t _{rr}	Reset Recovery Time			1.25		1.25		1.25		ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. V_{CC} and C_L RANGES TO MEET DUTY CYCLE REQUIREMENTS


 $(0^{\circ}C \leq T_{A} \leq 85^{\circ}C$ Output Duty Cycle Measured Relative to 1.5 V)

Symbol	Characteristic		Condition	Min	Nom	Max	Unit
	Range of V_{CC} and CL to meet minimum pulse width (HIGH or LOW) = 11.5 ns at $f_{out} \le 40 \text{ MHz}$	V _{CC} CL	Q0 – Q3 Q0 – Q1	4.75 10	5.0	5.25 50	V pF
	Range of V_{CC} and CL to meet minimum pulse width (HIGH or LOW) = 9.5 ns at 40 < $f_{out} \le 50$ MHz	V _{CC} CL	Q0 – Q3	4.875 15	5.0	5.125 27	V pF

^{1.} Within-Device Skew defined as identical transitions on similar paths through a device.

10H640 DUTY CYCLE CONTROL

To maintain a duty cycle of $\pm 5\%$ at 50MHz, limit the load capacitance and/or power supply variation as shown in Figure 3 and 4. Figure 5 shows typical TPD versus load. Figure 6 shows reset recovery time. Figure 7 shows output states after power up. Best duty cycle control is obtained with a single μP load and minimum line length.






Figure 3. Positive Pulse Width at 25°C Ambient and 50 MHz Out

Figure 4. Negative Pulse Width at 25°C Ambient and 50 MHz Out

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices




Figure 5. t_{PD} versus Load Typical at $T_A = 25^{\circ}C$





Figure 6. MC10H640 Clock Phase and Reset Recovery Time After Reset Pulse




OUTPUTS Q₄ & Q₅ WILL SYNC WITH POSITIVE EDGES OF D_{in} & Q₀ \rightarrow Q₃ & NEGATIVE EDGES OF \overline{Q}_0 & \overline{Q}_1

Figure 7. Output Timing Diagram

PACKAGE DIMENSIONS

28 LEAD PLLC FN SUFFIX

CASE 776-02 **ISSUE F**



- NOTES:

 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.

 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.

 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.

 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 5. CONTROLLUNG DIMENSION: INCH.

- ANST 114-3W, 1902.

 5. CONTROLLING DIMENSION: INCH.

 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE (0.300). DIMENSIONS R AND U ARE
 DETERMINED AT THE OUTERMOST
 EXTREMES OF THE PLASTIC BODY
 EXCLUSIVE OF MOLD FLASH, TIE BAR
 BURRS, GATE BURRS AND INTERLEAD
 FLASH, BUT INCLUDING ANY MISMATCH
 BETWEEN THE TOP AND BOTTOM OF THE
 PLASTIC BODY.
 7. DIMENSION H DOES NOT INCLUDE DAMBAR
 PROTRUSIONO OR INTRUSION. THE DAMBAR
 PROTRUSIONOS) SHALL NOT CAUSE THE H
 DIMENSION TO BE GREATER THAN 0.037
 (0.940). THE DAMBAR INTRUSION(S) SHALL
- (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.485	0.495	12.32	12.57
В	0.485	0.495	12.32	12.57
c	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.021	0.33	0.53
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
7	0.020		0.51	
K	0.025		0.64	
R	0.450	0.456	11.43	11.58
5	0.450	0.456	11.43	11.58
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2 °	10°	2 °	10°
G1	0.410	0.430	10.42	10.92
K1	0.040		1.02	

ECLinPS and MECL are trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor datas sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative