MOSFET - Power, N-Channel, DPAK/IPAK 9.0 A, 60 V

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (R _{GS} = 10 MΩ)	V_{DGR}	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t _p ≤10 ms)	V _{GS} V _{GS}	±20 ±30	Vdc
Drain Current - Continuous @ $T_A = 25$ °C - Continuous @ $T_A = 100$ °C - Single Pulse ($t_p \le 10$ μs)	I _D I _D I _{DM}	9.0 3.0 27	Adc Apk
Total Power Dissipation @ T _A = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1) Total Power Dissipation @ T _A = 25°C (Note 2)	P _D	28.8 0.19 2.1 1.5	W W/°C W W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, $L = 1.0$ mH, $I_L(pk) = 7.75$ A, $V_{DS} = 60$ Vdc)	E _{AS}	30	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	5.2 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. When surface mounted to an FR4 board using 0.5 sq in pad size.
- When surface mounted to an FR4 board using minimum recommended pad size.



ON Semiconductor®

www.onsemi.com

9.0 AMPERES, 60 VOLTS $R_{DS(on)} = 122 \text{ m}\Omega \text{ (Typ)}$







DPAK
CASE 369C
(SURFACE MOUNT)
STYLE 2



IPAK CASE 369D (STRAIGHT LEAD) STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENTS





A = Assembly Location*
3150 = Device Code
Y = Year
WW = Work Week
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

^{*} The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•	
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V _{(BR)DSS}	60 -	- 70.2	- -	Vdc mV/°C
Zero Gate Voltage Drain Curr $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vd}$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vd}$	c)	I _{DSS}	- -	- -	1.0 10	μAdc
Gate-Body Leakage Current	(V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	-	±100	nAdc
ON CHARACTERISTICS (Not	e 3)		•	•	•	•
Gate Threshold Voltage (Note $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coeff)	V _{GS(th)}	2.0	3.0 6.4	4.0 _	Vdc mV/°C
Static Drain-to-Source On-F ($V_{GS} = 10 \text{ Vdc}, I_D = 4.5 \text{ Add}$		R _{DS(on)}	-	122	150	mΩ
Static Drain-to-Source On-V (V_{GS} = 10 Vdc, I_{D} = 9.0 Add (V_{GS} = 10 Vdc, I_{D} = 4.5 Add	c) ,	V _{DS(on)}	- -	1.4 1.1	1.9 -	Vdc
Forward Transconductance (Note 3) (V _{DS} = 7.0 Vdc, I _D = 6.0 Adc)		9FS	_	5.4	_	mhos
DYNAMIC CHARACTERISTIC	CS .					
Input Capacitance		C _{iss}	-	200	280	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	70	100	
Transfer Capacitance	,	C _{rss}	-	26	40	
SWITCHING CHARACTERIST	TICS (Note 4)					
Turn-On Delay Time		t _{d(on)}	-	11.2	25	ns
Rise Time	$(V_{DD} = 48 \text{ Vdc}, I_D = 9.0 \text{ Adc},$	t _r	-	37.1	80	
Turn-Off Delay Time	V_{GS} = 10 Vdc, R _G = 9.1 Ω) (Note 3)	t _{d(off)}	-	12.2	25	
Fall Time		t _f	-	23	50	
Gate Charge		Q _T	-	7.1	15	nC
	(V _{DS} = 48 Vdc, I _D = 9.0 Adc, V _{GS} = 10 Vdc) (Note 3)	Q ₁	-	1.7	_	
	143 13 145) (11515 5)	Q ₂	_	3.5	-	
SOURCE-DRAIN DIODE CHA	ARACTERISTICS					
Forward On-Voltage	$(I_S = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 19 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V _{SD}	_ _	0.98 0.86	1.20 -	Vdc
Reverse Recovery Time		t _{rr}	_	28.9	_	ns
	$(I_S = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	ta	-	21.6	-	
als/at = 100 / 1/40 (140 to 0)		t _b	-	7.3	-	
Reverse Recovery Stored Ch	arge	Q _{RR}	_	0.036	-	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

^{4.} Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Gate–To–Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping [†]	
NTD3055-150G	DPAK (Pb-Free)	75 Units / Rail	
NTD3055-150-1G	IPAK (Pb-Free)	75 Units / Rail	
NTD3055-150T4G	DPAK (Pb-Free)	2500 / Tape & Reel	
NTD3055-150T4H	DPAK (Halide-Free)	2500 / Tape & Reel	
NVD3055-150T4G*	DPAK (Pb-Free)	2500 / Tape & Reel	
NVD3055-150T4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


^{*}NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.


MECHANICAL CASE OUTLINE





DATE 15 DEC 2010





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

grated rcuits XXXX YWW

ocation.

= Year WW = Work Week

				MARKING DIAGRAMS
STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE	STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE	Discrete Circ
STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE	STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		YWW ALY
				xxxxxxxxx = Device Code A = Assembly Lo


DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	IPAK (DPAK INSERTION M	IPAK (DPAK INSERTION MOUNT)	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.

 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE
 OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 DETININAL MOLD ESCALUPE.

- OPTIONAL MOLD FEATURE.

DIM	INC	HES	MILLIM	ETERS
MIM	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
C	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	






BOTTOM VIEW


BOTTOM VIEW ALTERNATE CONSTRUCTIONS

5.80 [0.228] 6.20 [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17 [0.243]



DETAIL A ROTATED 90° CW

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

*This information is generic. Please refer to

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

3 FMITTER

4. COLLECTOR

s

3 GATE

RECOMMENDED MOUNTING FOOTPRINT*

STYLE 1: STYLE 2: PIN 1. BASE PIN 1. GATE 2. COLLECTOR 2. DRAIL 3. EMITTER 3. SOUF 4. COLLECTOR 4. DRAIL	N 2. CATHODE RCE 3. ANODE	3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
--	------------------------------	---------	---

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE

4. CATHODE

device data sheet for actual part marking. PIN 1. CATHODE 2. ANODE 3. CATHODE Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may 3 RESISTOR ADJUST not follow the Generic Marking. 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of the control of	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

4. CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales