

IRFF220, IRFF221, IRFF222, IRFF223

**3.0A and 3.5A, 150V to 200V, 0.8 and 1.2 Ohm,
N-Channel Power MOSFETs**

January 1998

Features

- 3.0A and 3.5A, 150V to 200V
- $r_{DS(ON)} = 0.8\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


Ordering Information

PART NUMBER	PACKAGE	BRAND
IRFF220	TO-205AF	IRFF220
IRFF221	TO-205AF	IRFF221
IRFF222	TO-205AF	IRFF222
IRFF223	TO-205AF	IRFF223

NOTE: When ordering, include the entire part number.

Packaging

JEDEC TO-205AF




Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA9600.

Symbol



IRFF220, IRFF221, IRFF222, IRFF223

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

		IRFF220	IRFF221	IRFF222	IRFF223	UNITS
Drain to Source Voltage (Note 1)	V_{DS}	200	150	200	150	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	200	150	200	150	V
Continuous Drain Current	I_D	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (Note 3)	I_{DM}	14	14	12	12	A
Gate to Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	20	20	20	20	W
Linear Derating Factor		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4)	E_{AS}	85	85	85	85	mJ
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150	-55 to 150	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering						
Leads at 0.063in (1.6mm) from Case for 10s	T_L	300	300	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260	260	260	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRFF220, IRFF222	BV_{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$ (Figure 10)	200	-	-	V
IRFF221, IRFF223			150	-	-	V
Gate to Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	μA
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$ $T_J = 125^\circ\text{C}$			250	μA
On-State Drain Current (Note 2) IRFF220, IRFF221	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = 10\text{V}$ (Figure 7)	3.5	-	-	A
IRFF222, IRFF223			3.0	-	-	A
Gate to Source Leakage Forward	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
Drain to Source On State Resistance (Note 2)	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 2.0\text{A}$ (Figures 8, 9)	-	0.5	0.8	Ω
IRFF220, IRFF221			-	0.8	1.2	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})} \text{ Max}, I_D = 2.0\text{A}$ (Figure 12)	1.5	2.25	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} = 0.5 \times \text{Rated } BV_{DSS}, R_G = 9.1\Omega,$ $V_{GS} = 10\text{V}, I_D \approx 3.5\text{A}$ (Figures 17, 18)	-	20	40	ns
Rise Time	t_r	$R_L = 27.4\Omega$ for $V_{DSS} = 100\text{V}$	-	30	60	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$	$R_L = 20.3\Omega$ for $V_{DSS} = 75\text{V}$ MOSFET Switching Times are Essentially Independent of Operating Temperature	-	50	100	ns
Fall Time	t_f		-	30	60	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = 10\text{V}, I_D = 3.5\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, I_g(\text{REF}) = 1.5\text{mA}$ (Figures 14, 19, 20)	-	11	15	nC
Gate to Source Charge	Q_{gs}	Gate Charge is Essentially Independent of Operating Temperature	-	5.0	-	nC
Gate to Drain "Miller" Charge	Q_{gd}		-	6.0	-	nC

IRFF220, IRFF221, IRFF222, IRFF223

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{MHz}$ (Figure 11)		-	450	-	pF	
Output Capacitance	C_{OSS}			-	150	-	pF	
Reverse Transfer Capacitance	C_{RSS}			-	40	-	pF	
Internal Drain Inductance	L_D	Measured From the Drain Lead, 5mm (0.2in) From Header to Center of Die	Modified MOSFET Symbol Showing the Internal Device Inductances	-	5.0	-	nH	
Internal Source Inductance	L_S	Measured From the Source Lead, 5mm (0.2in) From Header and Source Bonding Pad		-	15	-	nH	
Junction to Case	$R_{\theta JC}$			-	-	6.25	$^\circ\text{C}/\text{W}$	
Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	175	$^\circ\text{C}/\text{W}$	

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Rectifier		-	-	3.5	A
Pulse Source to Drain Current (Note 3)	I_{SDM}			-	-	14	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^\circ\text{C}$, $I_{SD} = 3.5\text{A}$, $V_{GS} = 0\text{V}$ (Figure 13)		-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = 150^\circ\text{C}$, $I_{SD} = 3.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	350	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = 150^\circ\text{C}$, $I_{SD} = 3.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	2.3	-	μC

NOTES:

2. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Repetitive rating: pulse width limited by max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD} = 20\text{V}$, start $T_J = 25^\circ\text{C}$, $L = 12.5\text{mH}$, $R_G = 50\Omega$, peak $I_{AS} = 3.5\text{A}$ (See Figure 15, 16).

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

Typical Performance Curves (Continued)




FIGURE 6. SATURATION CHARACTERISTICS





FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of $2\mu s$ pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

Typical Performance Curves (Continued)




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORM