

Data sheet acquired from Harris Semiconductor SCHS107B - Revised July 2003

CMOS 4-Bit Bidirectional **Universal Shift Register**

High-Voltage Types (20 Volt Rating)


CD40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low.

The CD40194B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

NOT RECOMMENDED FOR NEW DESIGNS

Features:


- Medium-speed: I_{CL} = 12 MHz (typ.) @ V_{DD} = 10 V Fully static operation
- Synchronous parallel or serial operation
- Asynchronous master reset Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of **'B' Series CMOS Devices"**




CD40194B Types


Applications:

- Arithmetic unit bus registers
- Serial/parallel conversions
- General-purpose register for bus-organized systems
- General-purpose registers





-Typical n-channel output low (sink) current characteristics.



Minimum n-channel output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A=25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	VDD	LIN	UNITS		
CHARACTERISTIC	(v)	Min.	Min. Max.		
Supply-Voltage Range (For Package		3	18	٧	
Setup Time,		5	100		
D0, D3, SRIN, SLINTO clock	ts	10	70	-	
Do, Do, Shiji, Shijito Clock		15	50		
		5	400	_	
SELECT 0, SELECT 1 to clock	••	10	220		1
		15	130	-	
Hald Time		5	0		
Hold Time,	tH	10	0	_	
DO, DO3, SRIN' SLIN to clock		15	0	_	
		5	0	_	ns
SELECT 0, SELECT 1 to clock		10	0	_	
		15	. 0	_	
		5	180		
Clock Pulse Width,	t₩	10	80	-	
		15	50	-	
		5	_	3	
Clock Input Frequency	fCL	10	 	6	MHz
		15		8	
		5	1000	-	
Clock Input Rise or Fall Time,	t _r CL, t _f CL	10	100	-	μS
	, · · ·	15	100	–	
		5	300		
Reset Pulse Width,	twR	10	200	_	ns
		15	140	_	

CONTROL TRUTH TABLE FOR CD40194B SERIES

	MODE	SELECT		
CLOCK	S ₀	S ₁	RESET	ACTION
Х	0	0	1	No Change
	1	0	1	Shift Right (Q0 toward Q3)
7	0	1	1	Shift Left (Q3 toward Q0)
Ţ	1	1	1	Parallel Load
Х	х	Х	0	Reset

1 = High level

X = Don't care

0 = Low level

▲ = Level change




Fig. 3—[Typical p-channel output high (source) current characteristics.




Fig. 4—Minimum p-channel output high (source) current characteristics.




Fig. 5—Typical propagation delay time as a function of load capacitance, (CLOCK to Q).




Fig. 6.—Typical transition time as a function of load capacitance.




Fig. 8-CD40194B logic diagram.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	со	NDITIO	ns	LIMITS AT IND TEMPERATURI				UNITS			
	v _o	VIN (V)	V _{DD}	—55	—40	+85	+ 125	Min.	+ 25 Typ.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	_
Device	-	0.10	10	10	10	300	300		0.04	10	1
Current,		0,15	15	20	20	600	600	-	0.04	20	μА
IDD Max.		0,20	20	100	100	3000	3000		0.08	100	f
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		├─
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	┝ <u>┈</u>	1
Current,	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51		_	mA
(Source)	2.5	0,5	5	<u>-2</u>	-1.8	-1.3	-1.15	-1.6	-3.2		1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		ļ
IOH Min.	13.5	0,15	15	-4.2	<u>-4</u>	—2.8	-2.4	—3.4	-6.8		1
Output Volt-		0,5	5	ļ	0.0			_	0	0.05	1
age: Low-		0,10	10		0.05				0	0.05]
Level, VOLMax.		0,15	15		0.0			- -	0	0.05	
Output Volt-		0,5	5		4.9			4.95	5	_	
age: High-	_	0,10	10		9.9	95		9.95	10	_	
Level,. VOH Min.	_	0,15	15		14.	95		14.95	15	1	V
Input Low	0.5,4.5	_	5		1.	5		-	-	1.5]
Voltage,	1,9		10		3			-	_	3	
V _{IL} Max.	1.5,13.5		15		4			-	 	4	
Input High	0.5,4.5	_]	5		3.	5		3.5	_	1] •
Voltage,	1,9		10		7			7	_	<u> </u>]
VIH Min.	1.5,13.5	-	15		1	1	1	11	-		···
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	:: ·.	±10—5	±0.1	μА
3-State Output Leakage Current, IOUT Max.	0,18	0,18	18	±0.4	±0,4	±12	±12	1	±10 4	±0.4	μА




Fig. 9—Typical power dissipation as a function of frequency.




Fig. 10—Dynamic power dissipation test circuit.




Fig. 11—Quiescent-device-current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, input t_f , t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

	TES	T 1		<u> </u>		
	CONDIT					
CHARACTERISTIC		VDD				UNITS
		v	Min.	Тур.	Max.	
Propagation Delay Time:		5	_	220	440	
Clock to Q tpHL, tpLH		10		100	200	
		15	_	70	140	
Output Transition Time	1	5	-	100	200	
tTHL, tTLH		10	_	50	100	1
		15	_	40	80	<u>. </u>
Minimum Setup Time: ts		5	_	80	160	
D0, D3, SRIN, SLIN to		10		35	70	กร
Clock		15	_	20	50	
SELECT 0, SELECT 1		5		200	400	1
to Clock		10	–	110	220	1
		15	<u> </u>	65	130] .
Minimum Hold Time: tH		5	_	-65	0	1
DO, D3, SRIN, SLIN		10	l –	25	0	
to Clock		15	_	—15	0	1
SELECT 0, SELECT 1	Ì	5	_	—170	0	1
to Clock		10	_	95	0	
<u> </u>	<u></u>	15		—55	0	_
Minimum Clock Pulse		5	_	90	180	
Width tw		10	-	40	80	
		15	ļ <u> </u>	25	50	1
Maximum Clock Input		5	3	- 6	_	
Frequency fCL	İ	10	6	12	-	MHz
		15	. 8	15	-	
Maximum Clock Rise or						
Fall Time		5	-	-	1000	
t _r CL, t _f CL		10	l –	-	100	μS
	<u> </u>	15		<u> </u>	100	
Mininum Reset Pulse	1	1				
Width*		5	-	150	300	
twn		10	_	100	200	
		15	<u> </u>	70	140	ns
Reset Propagation Delay	1	5	-	230	460	"
†PRHL		10	_	90	180	
	<u> </u>	15		65	130	
Input Capacitance CIN	Any Ir	nput		5	7.5	pF




Fig. 12-Input-voltage test circuit.





Fig. 13—Input current test circuit.

TERMINAL DIAGRAM

CD40194B



Dimensions and pad layout for CD40194BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CD40194BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40194BE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD40194BE	N	PDIP	16	25	506	13.97	11230	4.32
CD40194BE	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated