

### **Product Benefits**

- 100% Military Temperature Tested and Qualified from  $-55^{\circ}$ C to 125 $^{\circ}$ C
- Not Susceptible to Neutron-Induced Configuration Loss

### **Microcontroller Subsystem (MSS)**

- Hard 50 MHz 32-Bit ARM® Cortex®-M3
	- Fully Tested Across Military Temperature Range (–55°C to 125°C)
	- 1.25 DMIPS/MHz Throughput from Zero Wait State Memory
	- Memory Protection Unit (MPU)
	- Single Cycle Multiplication, Hardware Divide
	- JTAG Debug (4 wires), Serial Wire Debug (SWD, 2
	- wires), and Single Wire Viewer (SWV) Interfaces Internal Memory
	- Embedded Nonvolatile Flash Memory (eNVM), 128 Kbytes to 512 Kbytes
	- Embedded High-Speed SRAM (eSRAM), 16 Kbytes to 64 Kbytes, Implemented in 2 Physical Blocks to Enable Simultaneous Access from 2 Different Masters
- Multi-Layer AHB Communications Matrix
- Provides up to 16 Gbps of On-Chip Memory Bandwidth,<sup>1</sup> Allowing Multi-Master Schemes
- 10/100 Ethernet MAC with RMII Interface<sup>2</sup>
- Programmable External Memory Controller, Which Supports:
	- Asynchronous Memories
	- NOR Flash, SRAM, PSRAM
	- Synchronous SRAMs
- Two I<sup>2</sup>C Peripherals
- Two 16550 Compatible UARTs
- Two SPI Peripherals
- Two 32-Bit Timers
- 32-Bit Watchdog Timer
- 8-Channel DMA Controller to Offload the Cortex-M3 processor from Data Transactions
- Clock Sources
	- 32 kHz to 20 MHz Main Oscillator
	- Battery-Backed 32 KHz Low Power Oscillator with Real-Time Counter (RTC)
	- 100 MHz Embedded RC Oscillator; Up to 3% Accurate at Military Temperature
	- Embedded Analog PLL with 4 Output Phases (0, 90, 180, 270)

### **High-Performance FPGA**

- Based on proven ProASIC<sup>®</sup>3 FPGA Fabric
- Low Power, Firm-Error Immune 130-nm, 7-Layer Metal, Flash-Based CMOS Process
- Nonvolatile, Live at Power-Up, Retains Program When Powered Off
- 350 MHz System Performance
- Embedded SRAMs and FIFOs
- Variable Aspect Ratio 4,608-Bit SRAM Blocks
- x1, x2, x4, x9, and x18 Organizations
- True Dual-Port SRAM (excluding x18)
- Programmable Embedded FIFO Control Logic
- Secure ISP with 128-Bit AES via JTAG
- FlashLock® to Secure FPGA Contents
- Five Clock Conditioning Circuits (CCCs) with up to 2 Integrated Analog PLLs
	- Phase Shift, Multiply/Divide, and Delay Capabilities
	- Frequency: Input 1.5–350 MHz, Output 0.75 to 350 MHz

### **Programmable Analog**

### **Analog Front-End (AFE)**

- $\cdot$  Up to Three 12-Bit SAR ADCs
	- 500 Ksps in 12-Bit Mode
	- 550 Ksps in 10-Bit Mode
	- 600 Ksps in 8-Bit Mode
- Internal 2.56 V Reference or Optional External Reference
- One First-Order ∑∆ DAC (sigma-delta) per ADC – 12-Bit 500 Ksps Update Rate
- Up to 5 High-Performance Analog Signal Conditioning Blocks (SCB) per Device, Each Including:
	- Two High-Voltage Bipolar Voltage Monitors (with 4 input ranges from  $\pm 2.5$  V to  $-11.5/12$  V) with 4% **Accuracy**
	- High Gain Current Monitor, Differential Gain = 50, up to 12 V Common Mode
	- Temperature Monitor (Resolution =  $\frac{1}{4}$ °C in 12-Bit Mode; Accurate from –55°C to 150°C)
- Up to Ten High-Speed Voltage Comparators  $(t_{pd} = 15 \text{ ns})$

### **Analog Compute Engine (ACE)**

- Offloads Cortex-M3-Based MSS from Analog Initialization and Processing of ADC, DAC, and SCBs
- Sample Sequence Engine for ADC and DAC Parameter Set-Up
- Post-Processing Engine for Functions such as Low-Pass Filtering and Linear Transformation
- Easily Configured via GUI in Libero<sup>®</sup> System-on-Chip (SoC) Software

### **I/Os and Operating Voltage**

- FPGA I/Os
	- LVDS, PCI, PCI-X, up to 24 mA IOH/IOL
	- Up to 350 MHz
- ï MSS I/Os
	- Schmitt Trigger, up to 6 mA IOH, 8 mA IOL
		- Up to 180 MHz
- Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
- External 1.5 V Is Allowed by Bypassing Regulator (digital VCC =  $1.5$  V for FPGA and MSS, analog VCC = 3.3 V and 1.5 V)

*1 Theoretical maximum 2 A2F500 devices*



# **SmartFusion cSoC Family Product Table**



*Notes:*

*1. Two PLLs are available in FG484 (one PLL in FG256).*

*2. These functions share I/O pins and may not all be available at the same time. See the "Analog Front-End Overview" section in the [SmartFusion Programmable Analog User's Guide](http://www.actel.com/documents/SmartFusion_Analog_UG.pdf) for details.*

*3. Available on FG484 only.* 

# **Package I/Os: MSS + FPGA I/Os**



*Notes:*

*1. These pins are shared between direct analog inputs to the ADCs and voltage/current/temperature monitors.*

*2. 16 MSS I/Os are multiplexed and can be used as FPGA I/Os, if not needed for MSS. These I/Os support Schmitt triggers and support only LVTTL and LVCMOS (1.5 / 1.8 / 2.5, 3.3 V) standards.*

*3. 9 MSS I/Os are primarily for 10/100 Ethernet MAC and are also multiplexed and can be used as FPGA I/Os if Ethernet MAC is not used in a design. These I/Os support Schmitt triggers and support only LVTTL and LVCMOS (1.5 / 1.8 / 2.5, 3.3 V standards.*

*4. 10/100 Ethernet MAC is not available on A2F060.*

# **SmartFusion cSoC Device Status**



# **Microsemi**

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

# **SmartFusion cSoC Block Diagram**



### **Legend**:

- SDD Sigma-delta DAC
- SCB Signal conditioning block
- PDMA Peripheral DMA IAP – In-application programming
- ABPS Active bipolar prescaler
- WDT Watchdog Timer
- SWD Serial Wire Debug

# **SmartFusion cSoC System Architecture**



# **Microsemi**

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

# **Product Ordering Codes**



*Note: \*Most devices in the SmartFusion cSoC family can be ordered with the Y suffix. Devices with a package size greater or equal to 5x5 mm are supported. Contact your local Microsemi SoC Products Group sales representative for more information.*

# **Temperature Grade Offerings**



*Notes:*

*1. C = Commercial Temperature Range: 0°C to 85°C Junction*

*2. I = Industrial Temperature Range: –40°C to 100°C Junction*

*3. M = Military Temperature Range: –55°C to 125°C Junction*

# **Table of Contents**

### [SmartFusion Family Overview](#page-8-0)



### [SmartFusion Development Tools](#page-106-0)



### [SmartFusion Programming](#page-112-0)



### [Pin Descriptions](#page-116-0)





### [Datasheet Information](#page-150-0)





# <span id="page-8-0"></span>**1 – SmartFusion Family Overview**

## <span id="page-8-1"></span>**Introduction**

The SmartFusion<sup>®</sup> family of cSoCs builds on the technology first introduced with the Fusion mixed signal FPGAs. SmartFusion cSoCs are made possible by integrating FPGA technology with programmable high-performance analog and hardened ARM Cortex-M3 microcontroller blocks on a flash semiconductor process. The SmartFusion cSoC takes its name from the fact that these three discrete technologies are integrated on a single chip, enabling the lowest cost of ownership and smallest footprint solution to you.

# <span id="page-8-2"></span>**General Description**

### **Microcontroller Subsystem (MSS)**

The MSS is composed of a 100 MHz Cortex-M3 processor and integrated peripherals, which are interconnected via a multi-layer AHB bus matrix (ABM). This matrix allows the Cortex-M3 processor, FPGA fabric master, Ethernet message authentication controller (MAC), when available, and peripheral DMA (PDMA) controller to act as masters to the integrated peripherals, FPGA fabric, embedded nonvolatile memory (eNVM), embedded synchronous RAM (eSRAM), external memory controller (EMC), and analog compute engine (ACE) blocks.

SmartFusion cSoCs of different densities offer various sets of integrated peripherals. Available peripherals include SPI,  $I^2C$ , and UART serial ports, embedded FlashROM (EFROM), 10/100 Ethernet MAC, timers, phase-locked loops (PLLs), oscillators, real-time counters (RTC), and peripheral DMA controller (PDMA).

### **Programmable Analog**

### *Analog Front-End (AFE)*

SmartFusion cSoCs offer an enhanced analog front-end compared to Fusion devices. The successive approximation register analog-to-digital converters (SAR ADC) are similar to those found on Fusion devices. SmartFusion cSoC also adds first order sigma-delta digital-to-analog converters (SDD DAC).

SmartFusion cSoCs can handle multiple analog signals simultaneously with its signal conditioning blocks (SCBs). SCBs are made of a combination of active bipolar prescalers (ABPS), comparators, current monitors and temperature monitors. ABPS modules allow larger bipolar voltages to be fed to the ADC. Current monitors take the voltage across an external sense resistor and convert it to a voltage suitable for the ADC input range. Similarly, the temperature monitor reads the current through an external PNjunction (diode or transistor) and converts it internally for the ADC. The SCB also includes comparators to monitor fast signal thresholds without using the ADC. The output of the comparators can be fed to the analog compute engine or the ADC.

### *Analog Compute Engine (ACE)*

The mixed signal blocks found in SmartFusion cSoCs are controlled and connected to the rest of the system via a dedicated processor called the analog compute engine (ACE). The role of the ACE is to offload control of the analog blocks from the Cortex-M3, thus offering faster throughput or better power consumption compared to a system where the main processor is in charge of monitoring the analog resources. The ACE is built to handle sampling, sequencing, and post-processing of the ADCs, DACs, and SCBs.



### **ProASIC3 FPGA Fabric**

The SmartFusion cSoC family, based on the proven, low power, firm-error immune ProASIC<sup>®</sup>3 flash FPGA architecture, benefits from the advantages only flash-based devices offer:

### *Reduced Cost of Ownership*

Advantages to the designer extend beyond low unit cost, high performance, and ease of use. Flashbased SmartFusion cSoCs are live at power-up and do not need to be loaded from an external boot PROM at each power-up. On-board security mechanisms prevent access to the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system programming (ISP) to support future design iterations and critical field upgrades, with confidence that valuable IP cannot be compromised or copied. Secure ISP can be performed using the industry standard AES algorithm with MAC data authentication on the device.

### *Low Power*

Flash-based SmartFusion cSoCs exhibit power characteristics similar to those of an ASIC, making them an ideal choice for power-sensitive applications. With SmartFusion cSoCs, there is no power-on current and no high current transition, both of which are common with SRAM-based FPGAs.

SmartFusion cSoCs also have low dynamic power consumption and support very low power timekeeping mode, offering further power savings.

### *Security*

As the nonvolatile, flash-based SmartFusion cSoC family requires no boot PROM, there is no vulnerable external bitstream. SmartFusion cSoCs incorporate FlashLock<sup>®</sup>, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only a device with nonvolatile flash programming can offer.

SmartFusion cSoCs utilize a 128-bit flash-based key lock and a separate AES key to provide security for programmed IP and configuration data. The FlashROM data in Fusion devices can also be encrypted prior to loading. Additionally, the flash memory blocks can be programmed during runtime using the AES-128 block cipher encryption standard (FIPS Publication 192).

SmartFusion cSoCs with AES-based security are designed to provide protection for remote field updates over public networks, such as the Internet, and help to ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves. As an additional security measure, the FPGA configuration data of a programmed Fusion device cannot be read back, although secure design verification is possible. During design, the user controls and defines both internal and external access to the flash memory blocks.

Security, built into the FPGA fabric, is an inherent component of the SmartFusion cSoC family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. SmartFusion cSoCs, with FlashLock and AES security, are unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry standard security measures, making remote ISP feasible. A SmartFusion cSoC provides the highest security available for programmable logic designs.

### *Single Chip*

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based SmartFusion cSoCs do not require system configuration components such as electrically erasable programmable read-only memories (EEPROMs) or microcontrollers to load device configuration data during power-up. This reduces bill-of-materials costs and PCB area, and increases system security and reliability.

### *Live at Power-Up*

Flash-based SmartFusion cSoCs are live at power-up (LAPU). LAPU SmartFusion cSoCs greatly simplify total system design and reduce total system cost by eliminating the need for complex programmable logic devices (CPLDs). SmartFusion LAPU clocking (PLLs) replace off-chip clocking resources. In addition, glitches and brownouts in system power will not corrupt the SmartFusion flash configuration. Unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables reduction or complete removal of expensive voltage monitor and brownout

detection devices from the PCB design. Flash-based SmartFusion cSoCs simplify total system design and reduce cost and design risk, while increasing system reliability.

### *Immunity to Firm Errors*

Firm errors occur most commonly when high-energy neutrons, generated in the atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O configuration behavior in an unpredictable way.

Another source of radiation-induced firm errors is alpha particles. For alpha radiation to cause a soft or firm error, its source must be in very close proximity to the affected circuit. The alpha source must be in the package molding compound or in the die itself. While low-alpha molding compounds are being used increasingly, this helps reduce but does not entirely eliminate alpha-induced firm errors.

Firm errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not occur in SmartFusion cSoCs. Once it is programmed, the flash cell configuration element of SmartFusion cSoCs cannot be altered by high energy neutrons and is therefore immune to errors from them. Recoverable (or soft) errors occur in the user data SRAMs of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

### **Specifying I/O States During Programming**

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *[FlashPro User's Guide](http://www.microsemi.com/soc/documents/flashpro_ug.pdf)* for more information.

- Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.
	- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
	- 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
	- 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
	- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify ([Figure 1-1 on page 1-4\)](#page-11-0).
	- 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
		- 1 I/O is set to drive out logic High
		- 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated



*SmartFusion Family Overview*



### <span id="page-11-0"></span>*Figure 1-1 ï* **I/O States During Programming Window**

- 6. Click OK to return to the FlashPoint Programming File Generator window.
- Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.



# <span id="page-12-0"></span>**2 – SmartFusion DC and Switching Characteristics**

# <span id="page-12-1"></span>**General Specifications**

### **Operating Conditions**

Stresses beyond the operating conditions listed in [Table 2-1](#page-12-2) may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in [Table 2-3 on page 2-3](#page-14-0) is not implied.



#### <span id="page-12-2"></span>*Table 2-1 ï* **Absolute Maximum Ratings**

*Notes:*

*1. For flash programming and retention maximum limits, refer to [Table 2-4 on page 2-4](#page-15-0). For recommended operating conditions, refer to [Table 2-3 on page 2-3](#page-14-0).*

*2. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in [Table 2-5 on page 2-4](#page-15-1).*



*SmartFusion DC and Switching Characteristics*

### *Table 2-2 ï* **Analog Maximum Ratings**







<span id="page-14-0"></span>

*Notes:*

- *1. All parameters representing voltages are measured with respect to GND unless otherwise specified.*
- *2. The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.*
- *3. VPP can be left floating during operation (not programming mode).*
- *4. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in [Table 2-19 on page 2-24](#page-35-0). VCCxxxxIOBx should be at the same voltage within a given I/O bank.*
- *5. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33AP, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.*



*SmartFusion DC and Switching Characteristics*



<span id="page-15-0"></span>



![](_page_15_Picture_224.jpeg)

<span id="page-15-1"></span>![](_page_15_Picture_225.jpeg)

![](_page_15_Picture_226.jpeg)

*Notes:*

*1. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.*

*2. This table does not provide PCI overshoot/undershoot limits.*

### **Power Supply Sequencing Requirement**

SmartFusion cSoCs have an on-chip 1.5 V regulator, but usage of an external 1.5 V supply is also allowed while the on-chip regulator is disabled. In that case, the 3.3 V supplies (VCC33A, etc.) should be powered before 1.5 V (VCC, etc.) supplies. The 1.5 V supplies should be enabled only after 3.3 V supplies reach a value higher than 2.7 V.

### **I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Military)**

Sophisticated power-up management circuitry is designed into every SmartFusion cSoC. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in [Figure 2-2](#page-17-0) [on page 2-6.](#page-17-0)

There are five regions to consider during power-up.

SmartFusion I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCxxxxIOBx are above the minimum specified trip points ([Figure 2-2 on page 2-6](#page-17-0)).
- 2. VCCxxxxIOBx > VCC 0.75 V (typical)
- 3. Chip is in the SoC Mode.

### **VCCxxxxIOBx Trip Point:**

Ramping up:  $0.6$  V < trip\_point\_up <  $1.2$  V Ramping down:  $0.5 V$  < trip\_point\_down < 1.1 V

### **VCC Trip Point**:

Ramping up: 0.6 V < trip\_point\_up < 1.1 V Ramping down:  $0.5 V < \text{trip}$  point down  $< 1 V$ 

VCC and VCCxxxxIOBx ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCxxxxIOBx.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

### *PLL Behavior at Brownout Condition*

The Microsemi SoC Products Group recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLx exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see [Figure 2-2 on page 2-6](#page-17-0) for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V  $\pm$  0.25 V), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the *[ProASIC3 FPGA Fabric User's Guide](http://www.microsemi.com/soc/documents/PA3_UG.pdf)* for information on clock and lock recovery.

### *Internal Power-Up Activation Sequence*

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation

![](_page_17_Picture_0.jpeg)

![](_page_17_Figure_1.jpeg)

<span id="page-17-0"></span>*Figure 2-2 ï* **I/O State as a Function of VCCxxxxIOBx and VCC Voltage Levels**

### **Thermal Characteristics**

### *Introduction*

<span id="page-18-0"></span>The temperature variable in the SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.  $EQ 1$  through  $EQ 3$  give the relationship between thermal resistance, temperature gradient, and power.

$$
\theta_{JA}=\frac{T_J-\theta_A}{P}
$$

 $\theta_{JB} = \frac{T_J - T_B}{P}$ P  $=$   $\frac{1 \text{ J} - 1 \text{ B}}{1}$  *EQ 1*

$$
f_{\rm{max}}
$$

*EQ 2*

*EQ 3*

$$
\theta_{JC} = \frac{T_J - T_C}{P}
$$

<span id="page-18-1"></span>where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{\text{JB}}$  = Junction-to-board thermal resistance
- $\theta_{\text{IC}}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P =$  Total power dissipated by the device

#### <span id="page-18-2"></span>*Table 2-6 ï* **Package Thermal Resistance**

![](_page_18_Picture_227.jpeg)

![](_page_19_Picture_0.jpeg)

### *Theta-JA*

Junction-to-ambient thermal resistance  $(\theta_{JA})$  is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It should be used with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation showing the maximum power dissipation allowed for the A2F500-FG484 package under forced convection of 1.0 m/s and 75°C ambient temperature is as follows:

$$
\text{Maximum Power Allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}
$$

*EQ 4*

where

 $\theta_{JA}$  = 18.6°C/W (taken from [Table 2-6 on page 2-7\)](#page-18-2).

 $T_A$  = 75.00°C

Maximum Power Allowed =  $\frac{100.00^{\circ}C - 75.00^{\circ}C}{18.6^{\circ}C/W}$  = 1.61 W

*EQ 5*

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package. If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

### *Theta-JB*

Junction-to-board thermal resistance  $(\theta_{JB})$  measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### *Theta-JC*

Junction-to-case thermal resistance  $(\theta_{\text{JC}})$  measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition. This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

### *Calculation for Heat Sink*

For example, in a design implemented in an A2F500-FG484 package with 2.5 m/s airflow, the power consumption value using the power calculator is 3.00 W. The user-dependent T<sub>a</sub> and T<sub>j</sub> are given as follows:

 $T_{\text{J}}$  = 100.00°C  $T_A$  = 70.00°C

From the datasheet:

 $\theta$ <sub>JA</sub> = 16.4°C/W  $\theta_{\text{JC}}$  = 7.5°C/W

![](_page_20_Picture_0.jpeg)

$$
P = \frac{T_J - T_A}{\theta_{JA}} = \frac{100^{\circ}C - 70^{\circ}C}{16.4 \text{ W}} = 1.82 \text{ W}
$$

*EQ 6*

The 1.82 W power is less than the required 3.00 W. The design therefore requires a heat sink, or the airflow where the device is mounted should be increased. The design's total junction-to-air thermal resistance requirement can be estimated by [EQ 7](#page-20-0):

$$
\theta_{JA(total)} = \frac{T_J - T_A}{P} = \frac{100^{\circ}C - 70^{\circ}C}{3.00 W} = 10.00^{\circ}C/W
$$

*EQ 7*

<span id="page-20-0"></span>Determining the heat sink's thermal performance proceeds as follows:

$$
\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}
$$

*EQ 8*

where

$$
\theta_{JA} = 0.37^{\circ} \text{C/W}
$$

= Thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 $\theta_{SA}$  = Thermal resistance of the heat sink in °C/W

$$
\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}
$$
  
EQ9

$$
\theta_{SA} = 10^{\circ} \text{C/W} - 7.5^{\circ} \text{C/W} - 0.37^{\circ} \text{C/W} = 2.5^{\circ} \text{C/W}
$$

A heat sink with a thermal resistance of 2.5°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with increased airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device.

Note: The junction-to-air and junction-to-board thermal resistances are based on JEDEC standard (JESD-51) and assumptions made in building the model. It may not be realized in actual application and therefore should be used with a degree of caution. Junction-to-case thermal resistance assumes that all power is dissipated through the case.

### *Temperature and Voltage Derating Factors*

*Table 2-7 ï* **Temperature and Voltage Derating Factors for Timing Delays (normalized to T<sup>J</sup> = 125°C, worst-case VCC = 1.425 V)**

Array <b>Voltage VCC</b> (V)		Junction Temperature (°C)						
	$-55^{\circ}$ C	$-40^{\circ}$ C	$0^{\circ}$ C	$25^{\circ}$ C	$70^{\circ}$ C	$85^{\circ}$ C	$100^{\circ}$ C	$125^{\circ}$ C
1.425	0.81	0.82	0.87	0.89	0.94	0.96	0.97	1.00
1.500	0.76	0.78	0.82	0.84	0.89	0.91	0.92	0.95
1.575	0.73	0.75	0.79	0.81	0.86	0.87	0.89	0.91

![](_page_21_Picture_0.jpeg)

# <span id="page-21-0"></span>**Calculating Power Dissipation**

### **Quiescent Supply Current**

### <span id="page-21-1"></span>*Table 2-8 ï* **Power Supplies Configuration**

![](_page_21_Picture_157.jpeg)

*Note: \*On means proper voltage is applied. Refer to [Table 2-3 on page 2-3](#page-14-0) for recommended operating conditions.*

![](_page_21_Picture_158.jpeg)

![](_page_21_Picture_159.jpeg)

### **Power per I/O Pin**

### <span id="page-22-0"></span>*Table 2-10 ï* **Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**

![](_page_22_Picture_119.jpeg)

### <span id="page-22-1"></span>*Table 2-11 ï* **Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to MSS I/O Banks**

![](_page_22_Picture_120.jpeg)

![](_page_23_Picture_0.jpeg)

*SmartFusion DC and Switching Characteristics*

### <span id="page-23-0"></span>*Table 2-12 ï* **Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings\* Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**

![](_page_23_Picture_122.jpeg)

*Note: \*Dynamic power consumption is given for standard load and software default drive strength and output slew.*

### <span id="page-23-1"></span>*Table 2-13 ï* **Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings Applicable to MSS I/O Banks**

![](_page_23_Picture_123.jpeg)

# **Power Consumption of Various Internal Resources**

<span id="page-24-0"></span>![](_page_24_Picture_218.jpeg)

![](_page_24_Picture_219.jpeg)

*SmartFusion DC and Switching Characteristics*

![](_page_25_Picture_201.jpeg)

### *Table 2-14 ï* **Different Components Contributing to Dynamic Power Consumption in SmartFusion cSoCs**

*Notes:*

*1. For a different use of MSS peripherals and resources, refer to SmartPower.*

*2. Assumes Input = Half Scale Operation mode.*

*3. Assumes 100 mA load on 1.5 V domain.*

![](_page_25_Picture_202.jpeg)

![](_page_25_Picture_203.jpeg)

*Table 2-16 ï* **eNVM Dynamic Power Consumption**

![](_page_25_Picture_204.jpeg)

![](_page_26_Picture_0.jpeg)

### **Power Calculation Methodology**

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs/CCCs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- The number of eNVM blocks used in the design
- The analog block used in the design, including the temperature monitor, current monitor, ABPS, sigma-delta DAC, comparator, low power crystal oscillator, RC oscillator and the main crystal oscillator
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in [Table 2-17 on](#page-30-0) [page 2-19](#page-30-0).
- Enable rates of output buffers—quidelines are provided for typical applications in [Table 2-18 on](#page-30-1) [page 2-19](#page-30-1).
- Read rate and write rate to the memory—guidelines are provided for typical applications in [Table 2-18 on page 2-19](#page-30-1).
- Read rate to the eNVM blocks

The calculation should be repeated for each clock domain defined in the design.

### *Methodology*

### *Total Power Consumption—P*<sub>TOTAL</sub>

#### *SoC Mode, Standby Mode, and Time Keeping Mode.*

 $P_{\text{TOTAL}} = P_{\text{STAT}} + P_{\text{DYN}}$ 

P<sub>STAT</sub> is the total static power consumption.

 $P_{DYN}$  is the total dynamic power consumption.

### *Total Static Power Consumption—PSTAT*

### *SoC Mode*

 $P<sub>STAT</sub> = P<sub>DC1</sub> + (N<sub>INPUTS</sub> * P<sub>DC7</sub>) + (N<sub>OUTPUTS</sub> * P<sub>DC8</sub>) + (N<sub>PLLS</sub> * P<sub>DC9</sub>)$ 

 $N_{\text{INPIITS}}$  is the number of I/O input buffers used in the design.

 $N_{\text{OUTPITS}}$  is the number of I/O output buffers used in the design.

 $N_{\text{PLLS}}$  is the number of PLLs available in the device.

### *Standby Mode*

 $P_{STAT} = P_{DC2}$ 

### *Time Keeping Mode*

 $P_{STAT} = P_{DC3}$ 

*Total Dynamic Power Consumption—P*<sub>*DYN</sub>*</sub>

### *SoC Mode*

 $P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL} + P_{eNVM} + P_{LUTPUTS} + P_{NENTS} +$  $P_{XTL-OSC}$  +  $P_{RC-OSC}$  +  $P_{AB}$  +  $P_{LPXTAL-OSC}$  +  $P_{MSS}$ 

![](_page_27_Picture_0.jpeg)

*SmartFusion DC and Switching Characteristics*

### *Standby Mode*

 $P<sub>DYN</sub>$  =  $P<sub>RC-OSC</sub>$  +  $P<sub>LPXTAL-OSC</sub>$ 

#### *Time Keeping Mode*

#### $P<sub>DYN</sub> = P<sub>LPXTAL-OSC</sub>$

### *Global Clock Dynamic Contribution–P<sub>CLOCK</sub>*

#### *SoC Mode*

 $P_{\text{CLOCK}} = (P_{\text{AC1}} + N_{\text{SPINE}} * P_{\text{AC2}} + N_{\text{ROW}} * \text{PAC3} + N_{\text{S-CELL}} * P_{\text{AC4}}) * F_{\text{CLK}}$ 

 $N_{SPINE}$  is the number of global spines used in the user design—guidelines are provided in the "Device Architecture" chapter of the *[SmartFusion FPGA Fabric User's Guide.](http://www.microsemi.com/soc/documents/SmartFusion_Fabric_UG.pdf)*

 $N_{\rm ROW}$  is the number of VersaTile rows used in the design—guidelines are provided in the "Device" Architecture" chapter of the *[SmartFusion FPGA Fabric User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_Fabric_UG.pdf)*.

 $F_{\text{C-K}}$  is the global clock signal frequency.

 $N_{S-CELL}$  is the number of VersaTiles used as sequential modules in the design.

#### *Standby Mode and Time Keeping Mode*

 $P_{\text{CLOCK}} = 0 \text{ W}$ 

#### *Sequential Cells Dynamic Contribution—PS-CELL*

#### *SoC Mode*

 $P_{\text{S-CELL}} = N_{\text{S-CELL}} * (P_{\text{AC5}} + (\alpha_1 / 2) * P_{\text{AC6}}) * F_{\text{CLK}}$ 

 $N_{S,CEL}$  is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in [Table 2-17 on page 2-19](#page-30-0).

 $F_{\text{C-K}}$  is the global clock signal frequency.

### *Standby Mode and Time Keeping Mode*

 $P_{S-CFII} = 0$  W

### *Combinatorial Cells Dynamic Contribution—PC-CELL*

#### *SoC Mode*

 $P_{\text{C-CELL}} = N_{\text{C-CELL}}*(\alpha_1 / 2) * P_{\text{ACT}} * F_{\text{CLK}}$ 

 $N_{C-CFL}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in [Table 2-17 on page 2-19](#page-30-0).

 $F_{CLK}$  is the global clock signal frequency.

#### *Standby Mode and Time Keeping Mode*

 $P_{C-CELI} = 0$  W

### *Routing Net Dynamic Contribution—PNET*

### *SoC Mode*

 $P_{\text{NET}} = (N_{\text{S-CELL}} + N_{\text{C-CELL}}) * (\alpha_1 / 2) * P_{\text{AC8}} * F_{\text{CLK}}$ 

 $N_{S-CFL}$  is the number VersaTiles used as sequential modules in the design.

 $N_{C-CH-I}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in [Table 2-17 on page 2-19](#page-30-0).

 $F_{\text{CI K}}$  is the frequency of the clock driving the logic including these nets.

#### *Standby Mode and Time Keeping Mode*

 $P_{NET} = 0 W$ 

### *I/O Input Buffer Dynamic Contribution—PINPUTS*

#### *SoC Mode*

 $P_{INPUTS} = N_{INPUTS} * (\alpha_2 / 2) * P_{AC9} * F_{CLK}$ Where:

 $N_{INPUTS}$  is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in [Table 2-17 on page 2-19](#page-30-0).

 $F_{\text{C-K}}$  is the global clock signal frequency.

### *Standby Mode and Time Keeping Mode*

 $P_{INPIITS} = 0 W$ 

*I/O Output Buffer Dynamic Contribution—POUTPUTS* 

#### *SoC Mode*

 $P_{\text{OUTPUTS}}$  =  $N_{\text{OUTPUTS}}$  \*  $(\alpha_2/2)$  \*  $\beta_1$  \*  $P_{\text{AC10}}$  \*  $F_{\text{CLK}}$ Where:

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in [Table 2-17 on page 2-19](#page-30-0).

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in [Table 2-18 on page 2-19.](#page-30-1)

 $F_{\text{CLK}}$  is the global clock signal frequency.

#### *Standby Mode and Time Keeping Mode*

 $P_{\text{OUTPIITE}} = 0$  W

### *FPGA Fabric SRAM Dynamic Contribution—PMEMORY*

#### *SoC Mode*

 $P_{\mathsf{MEMORY}}$  = (Nblocks \*  $P_{\mathsf{AC11}}$  \*  $\beta_2$  \*  $F_{\mathsf{READ\text{-}CLOCK}}$ ) + (Nblocks \*  $P_{\mathsf{AC12}}$  \*  $\beta_3$  \*  $F_{\mathsf{WRITE\text{-}CLOCK}}$ ) Where:

 $N_{\text{BI OCKS}}$  is the number of RAM blocks used in the design.

F<sub>READ-CLOCK</sub> is the memory read clock frequency.

 $\beta_2$  is the RAM enable rate for read operations—guidelines are provided in [Table 2-18 on](#page-30-1) [page 2-19](#page-30-1).

 $\beta_3$  the RAM enable rate for write operations—guidelines are provided in [Table 2-18 on page 2-19.](#page-30-1)  $F_{\text{WRITE-Cl OCK}}$  is the memory write clock frequency.

#### *Standby Mode and Time Keeping Mode*

 $P_{MEMORY} = 0 W$ 

### *PLL/CCC Dynamic Contribution—P*<sub>PLL</sub>

### *SoC Mode*

 $P_{PLL}$  =  $P_{AC13}$  \*  $F_{CLKOUT}$ 

 $F_{\text{CI KIN}}$  is the input clock frequency.

 $F_{\text{CI KOUT}}$  is the output clock frequency.<sup>1</sup>

#### *Standby Mode and Time Keeping Mode*

*<sup>1.</sup>The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the* PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output<br>clock in the formula output clock by adding its corresponding contribution (P<sub>AC14</sub> \* F<sub>CLKOUT</sub> prod *contribution.*

![](_page_29_Picture_0.jpeg)

 $P_{PIL} = 0 W$ 

### *Embedded Nonvolatile Memory Dynamic Contribution-P<sub>eNVM</sub>*

### *SoC Mode*

The eNVM dynamic power consumption is a piecewise linear function of frequency.

 $P_{\mathsf{eNVM}}$  = N $_{\mathsf{eNVM\text{-}BLOCKS}}$  \*  $\beta_4$  \*  $P_{\mathsf{AC15}}$  \*  $F_{\mathsf{READ\text{-}eNVM}}$  when  $F_{\mathsf{READ\text{-}eNVM}}$   $\leq 33$  MHz,

 $\mathsf{P}_{\mathsf{eNVM}}$  = N $_{\mathsf{eNVM}\text{-} \mathsf{BLOCKS}}$  \*  $\beta_4$  \*(P $_{\mathsf{AC16}}$  + P $_{\mathsf{AC17}}$  \* F $_{\mathsf{READ}\text{-}\mathsf{eNVM}}$ ) when F $_{\mathsf{READ}\text{-}\mathsf{eNVM}}$  > 33 MHz Where:

N<sub>eNVM-BLOCKS</sub> is the number of eNVM blocks used in the design.

 $\beta_4$  is the eNVM enable rate for read operations. Default is 0 (eNVM mainly in idle state). FREAD-eNVM is the eNVM read clock frequency.

### *Standby Mode and Time Keeping Mode*

 $P_{eNVM} = 0$  W

*Main Crystal Oscillator Dynamic Contribution—PXTL-OSC*

### *SoC Mode*

 $P_{\text{XTL-OSC}} = P_{\text{AC18}}$ 

*Standby Mode*

 $P_{\text{XTL-OSC}} = 0$  W

### *Time Keeping Mode*

 $P_{\text{XTL-OSC}} = 0$  W

**Low Power Oscillator Crystal Dynamic Contribution—P<sub>LPXTAL-OSC</sub>** 

### *Operating, Standby, and Time Keeping Mode*

 $P_{L$ PXTAL-OSC =  $P_{AC21}$ 

### *RC Oscillator Dynamic Contribution—PRC-OSC*

### *SoC Mode*

 $P_{RC-OSC} = P_{AC19A} + P_{AC19B}$ 

#### *Standby Mode and Time Keeping Mode*

 $P_{RC-OSC} = 0$  W

### *Analog System Dynamic Contribution—PAB*

#### *SoC Mode*

```
P_{AB} = P_{AC23} * N_{TM} + P_{AC24} * N_{CM} + P_{AC25} * N_{ABPS} + P_{AC26} * N_{SDD} + P_{AC27} * N_{COMP} + P_{ADC} * N_{ADC}+ P<sub>VR</sub>
```
Where:

 $N<sub>CM</sub>$  is the number of current monitor blocks

- $N<sub>TM</sub>$  is the number of temperature monitor blocks
- N<sub>SDD</sub> is the number of sigma-delta DAC blocks
- N<sub>ABPS</sub> is the number of ABPS blocks
- N<sub>ADC</sub> is the number of ADC blocks

 $N_{\text{COMP}}$  is the number of comparator blocks

 $P_{VR}$ =  $P_{AC28}$ 

PADC= PAC20A + PAC20B

### *Microcontroller Subsystem Dynamic Contribution—PMSS*

#### *SoC Mode*

 $P<sub>MSS</sub> = P<sub>AC22</sub>$ 

### *Guidelines*

### *Toggle Rate Definition*

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that the net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100%, as all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
	- $-$  Bit 0 (LSB) = 100%
	- $-$  Bit 1 = 50%
	- $-$  Bit 2 = 25%
	- …
	- $-$  Bit 7 (MSB) = 0.78125%
	- Average toggle rate =  $(100\% + 50\% + 25\% + 12.5\% + \ldots 0.78125\%) / 8$ .

### *Enable Rate Definition*

Output enable rate is the average percentage of time during which tristate outputs are enabled. When non-tristate output buffers are used, the enable rate should be 100%.

<span id="page-30-0"></span>![](_page_30_Picture_174.jpeg)

![](_page_30_Picture_175.jpeg)

#### <span id="page-30-1"></span>*Table 2-18 ï* **Enable Rate Guidelines Recommended for Power Calculation**

![](_page_30_Picture_176.jpeg)

![](_page_31_Picture_0.jpeg)

# <span id="page-31-0"></span>**User I/O Characteristics**

# **Timing Model**

![](_page_31_Figure_3.jpeg)

**Figure 2-3 • Timing Model Operating Conditions: –1 Speed, Military Temperature Range (TJ = 125°C), Worst Case VCC = 1.425 V**

![](_page_32_Picture_0.jpeg)

![](_page_32_Figure_2.jpeg)

**Figure 2-4 •** Input Buffer Timing Model and Delays (example)

![](_page_33_Picture_0.jpeg)

![](_page_33_Figure_1.jpeg)

*Figure 2-5 ï* **Output Buffer Model and Delays (example)**

![](_page_34_Figure_1.jpeg)

**Figure 2-6 • Tristate Output Buffer Timing Model and Delays (example)** 

![](_page_35_Picture_0.jpeg)

### **Overview of I/O Performance**

### *Summary of I/O DC Input and Output Levels – Default I/O Software Settings*

#### <span id="page-35-0"></span>*Table 2-19 ï* **Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings Applicable to FPGA I/O Banks**

![](_page_35_Picture_312.jpeg)

*Notes:*

*1. Currents are measured at 125°C junction temperature.*

*2. Output slew rate can be extracted by the IBIS Models.*

#### *Table 2-20 ï* **Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings Applicable to MSS I/O Banks**

![](_page_35_Picture_313.jpeg)

*Notes:*

*1. Currents are measured at 125°C junction temperature.*

*2. Output slew rate can be extracted by the IBIS Models.*


#### *Table 2-21 ï* **Summary of Maximum and Minimum DC Input Levels Applicable to Military Conditions in all I/O Bank Types**

*Note: \*Military temperature Range: –55°C to 125°C.*

### *Summary of I/O Timing Characteristics – Default I/O Software Settings*

<span id="page-36-0"></span>



#### *Table 2-23 ï* **I/O AC Parameter Definitions**





*SmartFusion DC and Switching Characteristics*

#### *Table 2-24 ï* **Summary of I/O Timing Characteristics—Software Default Settings**

**–1 Speed Grade, Worst Military-Case Conditions: TJ = 125°C, Worst Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx (per standard)**

**Applicable to FPGA I/O Banks, Assigned to EMC I/O Pins**



*Notes:*

*1. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See [Figure 2-11 on page 2-41](#page-52-0) for connectivity. This resistor is not required during normal operation.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

### *Table 2-25 ï* **Summary of I/O Timing Characteristics—Software Default Settings –1 Speed Grade, Worst Military-Case Conditions: TJ = 125°C, Worst Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx (per standard)**





*Notes:*

*1. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See [Figure 2-11 on page 2-41](#page-52-0) for connectivity. This resistor is not required during normal operation.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

## **Detailed I/O DC Characteristics**

#### *Table 2-26 ï* **Input Capacitance**



#### *Table 2-27 ï* **I/O Output Buffer Maximum Resistances<sup>1</sup> Applicable to FPGA I/O Banks**



*Notes:*

- *1. These maximum values are provided for information only. Minimum output buffer resistance values depend on VCCxxxxIOBx, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at <http://www.microsemi.com/soc/download/ibis/default.aspx> (also generated by the SoC Products Group Libero SoC toolset).*
- *2. R(PULL-DOWN-MAX) = (VOLspec) / IOLspec*
- *3. R(PULL-UP-MAX) = (VCCImax VOHspec) / IOHspec*



#### *Table 2-28 ï* **I/O Output Buffer Maximum Resistances<sup>1</sup> Applicable to MSS I/O Banks**



*Notes:*

*1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCxxxxIOBx, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website at [http://www.microsemi.com/soc/download/ibis/default.aspx.](http://www.microsemi.com/soc/download/ibis/default.aspx)*

- *2. R(PULL-DOWN-MAX) = (VOLspec) / IOLspec*
- *3. R(PULL-UP-MAX) = (VCCImax VOHspec) / IOHspec*

#### *Table 2-29 ï* **I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values**



*Notes:*

*1. R(WEAK PULL-DOWN-MAX) = (VOLspec) / I(WEAK PULL-DOWN-MIN)*

*2. R(WEAK PULL-UP-MAX) = (VCCImax – VOHspec) / I(WEAK PULL-UP-MIN)*



*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*



#### *Table 2-30 ï* **I/O Short Currents IOSH/IOSL Applicable to FPGA I/O Banks**

*Note:*  $*T_J = 100^{\circ}C$ .

#### *Table 2-31 ï* **I/O Short Currents IOSH/IOSL Applicable to MSS I/O Banks**



*Note: \*TJ = 100°C*



The length of time an I/O can withstand  $I_{OSH}/I_{OSL}$  events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than 2200 operation hours to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

*Table 2-32 ï* **Duration of Short Circuit Event before Failure**

Temperature	<b>Time before Failure</b>				
$-40^{\circ}$ C	> 20 years				
$0^{\circ}$ C	> 20 years				
$25^{\circ}$ C	> 20 years				
70°C	5 years				
$85^{\circ}$ C	2 years				
$100^{\circ}$ C	6 months				
$125^{\circ}$ C	1 month				

# *Table 2-33 ï* **Schmitt Trigger Input Hysteresis**





#### *Table 2-34 ï* **I/O Input Rise Time, Fall Time, and Related I/O Reliability**



*Note: \*The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi SoC Products Group recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.*

## **Single-Ended I/O Characteristics**

## *3.3 V LVTTL / 3.3 V LVCMOS*

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

#### *Table 2-35 ï* **Minimum and Maximum DC Output Levels, 3.3 V LVTTL/ 3.3 V LVCMOS Applicable to FPGA I/O Banks**



*Notes:*

*1. Currents are measured at 100°C junction temperature and maximum voltage.*

*2. Software default selection highlighted in gray.*

#### *Table 2-36 ï* **Minimum and Maximum DC Input Levels, 3.3 V LVTTL/ 3.3 V LVCMOS Applicable to FPGA I/O Banks**



*Note: \*Currents are measured at 125°C junction temperature and maximum voltage.*

#### *Table 2-37 ï* **Minimum and Maximum DC Input and Output Levels Applicable to MSS I/O Banks**



*Notes:*

*1. Currents are measured at 100°C junction temperature and maximum voltage.*

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*





### **Figure 2-7 • AC Loading**

#### *Table 2-38 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

#### *Timing Characteristics*

#### *Table 2-39 ï* **3.3 V LVTTL / 3.3 V LVCMOS High Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 3.0 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-40 ï* **3.3 V LVTTL / 3.3 V LVCMOS Low Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 3.0 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

### *Table 2-41 ï* **3.3 V LVTTL / 3.3 V LVCMOS High Slew**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 3.0 V Applicable to MSS I/O Banks**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



*SmartFusion DC and Switching Characteristics*

## *2.5 V LVCMOS*

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 2.5 V applications.





#### *Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*

#### *Table 2-43 ï* **Minimum and Maximum DC Input and Output Levels Applicable to MSS I/O Banks**



*Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*



**Figure 2-8 • AC Loading** 

#### *Table 2-44 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

### *Timing Characteristics*

#### *Table 2-45 ï* **2.5 V LVCMOS High Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 2.3 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

## *Table 2-46 ï* **2.5 V LVCMOS Low Slew**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 2.3 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-47 ï* **2.5 V LVCMOS High Slew**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 2.3 V Applicable to MSS I/O Banks**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



*SmartFusion DC and Switching Characteristics*

## *1.8 V LVCMOS*

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

#### *Table 2-48 ï* **Minimum and Maximum DC Input and Output Levels Applicable to FPGA I/O Banks**



*Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*

#### *Table 2-49 ï* **Minimum and Maximum DC Input and Output Levels Applicable to MSS I/O Banks**



*Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*





#### *Table 2-50 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

### *Timing Characteristics*

*Table 2-51 ï* **1.8 V LVCMOS High Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.7 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-52 ï* **1.8 V LVCMOS Low Slew**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.7 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



*SmartFusion DC and Switching Characteristics*

#### *Table 2-53 ï* **1.8 V LVCMOS High Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.7 V Applicable to MSS I/O Banks**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

## *1.5 V LVCMOS (JESD8-11)*

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.





#### *Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*

#### *Table 2-55 ï* **Minimum and Maximum DC Input and Output Levels Applicable to MSS I/O Banks**



*Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.* 

*2. Currents are measured at 125°C junction temperature.*

*3. Software default selection highlighted in gray.*



#### **Figure 2-10 · AC Loading**

#### *Table 2-56 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*



*SmartFusion DC and Switching Characteristics*

### *Timing Characteristics*

#### *Table 2-57 ï* **1.5 V LVCMOS High Slew Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.4 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-58 ï* **1.5 V LVCMOS Low Slew Worst Military-Case Conditions: T<sup>J</sup> = 85°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 1.4 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-59 ï* **1.5 V LVCMOS High Slew**

**Worst Military-Case Conditions: T<sup>J</sup> = 85°C, Worst-Case VCC = 1.4 25 V, Worst-Case VCCxxxxIOBx = 1.4 V Applicable to MSS I/O Banks**



*Notes:*

*1. Software default selection highlighted in gray.*

*2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

## *3.3 V PCI, 3.3 V PCI-X*

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.





*Notes:*

*1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.*

*2. Currents are measured at 125°C junction temperature.*

AC loadings are defined per the PCI/PCI-X specifications for the datapath; SoC Products Group loadings for enable path characterization are described in [Figure 2-11.](#page-52-0)



#### <span id="page-52-0"></span>**Figure 2-11 · AC Loading**

AC loadings are defined per PCI/PCI-X specifications for the datapath; SoC Products Group loading for tristate is described in [Table 2-61](#page-52-1).

#### <span id="page-52-1"></span>*Table 2-61 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

#### *Timing Characteristics*

#### *Table 2-62 ï* **3.3 V PCI**

#### **Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 3.0 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

#### *Table 2-63 ï* **3.3 V PCI-X**

**Worst Military-Case Conditions: T<sup>J</sup> =125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCxxxxIOBx = 3.0 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**

<b>Speed Grade</b>	<b>EDOUT</b>	┖Ѹ	<sup>t</sup> din	lpγ	<b>EOUT</b>	<sup>t</sup> zl	ιгн		Чz	<sup>L</sup> ZLS	<sup>т</sup> zнs	<b>Units</b>
Std.	0.62	70 _. . _	0.04	0.83	0.41	77 ⌒ <u>.</u>	2.02	3.28	3.62	4.97	4.22	ns
$\overline{\phantom{0}}$	0.52	2.26	0.03	0.69	0.34	2.30	.68	272 ں ، ۔	3.02	14 -4.,	3.52	ns

*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



## **Differential I/O Characteristics**

### *Physical Implementation*

Configuration of the I/O modules as a differential pair is handled by SoC Products Group Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

### *LVDS*

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in [Figure 2-12.](#page-53-0) The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, SmartFusion cSoCs also support bus LVDS structure and multipoint LVDS (M-LVDS) configuration (up to 40 nodes).



<span id="page-53-0"></span>**Figure 2-12 • LVDS Circuit Diagram and Board-Level Implementation** 







*Notes:*

*1. IOL/ IOH defined by VODIFF/(resistor network).*

*2. Currents are measured at 125°C junction temperature.*

#### *Table 2-65 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

#### *Timing Characteristics*

#### <span id="page-54-0"></span>*Table 2-66 ï* **LVDS**

#### **Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCFPGAIOBx = 2.3 V Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins**



*Note: For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on](#page-20-0) [page 2-9](#page-20-0) for derating values.*



*SmartFusion DC and Switching Characteristics*

## *B-LVDS/M-LVDS*

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. SoC Products Group LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF\_LVDS and BIBUF\_LVDS macros along with appropriate terminations. Multipoint designs using SoC Products Group LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in [Figure 2-13.](#page-55-0) The input and output buffer delays are available in the LVDS section in [Table 2-66](#page-54-0).

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case military operating conditions, at the farthest receiver:  $R_S = 60 \Omega$  and  $R_T$  = 70  $\Omega$ , given  $Z_0$  = 50  $\Omega$  (2") and  $Z_{\text{stab}}$  = 50  $\Omega$  (~1.5").



<span id="page-55-0"></span>*Figure 2-13 •* **B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers** 

## *LVPECL*

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in [Figure 2-14.](#page-56-0) The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.



#### <span id="page-56-0"></span>**Figure 2-14 • LVPECL Circuit Diagram and Board-Level Implementation**





#### *Table 2-68 ï* **AC Waveforms, Measuring Points, and Capacitive Loads**



*Note: \*Measuring point = Vtrip. See [Table 2-22 on page 2-25](#page-36-0) for a complete table of trip points.*

#### *Timing Characteristics*

#### *Table 2-69 ï* **LVPECL**

```
Worst Military-Case Conditions: TJ
 = 125°C, Worst-Case VCC = 1.425 V, 
Worst-Case VCCFPGAIOBx = 3.0 V
Applicable to FPGA I/O Banks, I/O Assigned to EMC I/O Pins
```


*Note: For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on](#page-20-0) [page 2-9](#page-20-0) for derating values.*



## **I/O Register Specifications**



## *Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset*

<span id="page-57-0"></span>



*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*





*Note: \*See [Figure 2-15 on page 2-46](#page-57-0) for more information.*





## *Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear*

<span id="page-59-0"></span>



*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

<b>Parameter Name</b>	<b>Parameter Definition</b>	<b>Measuring Nodes</b> (from, to)*	
t <sub>OCLKQ</sub>	Clock-to-Q of the Output Data Register	HH, DOUT	
tosup	Data Setup Time for the Output Data Register	FF, HH	
$t_{OHD}$	Data Hold Time for the Output Data Register	FF, HH	
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	GG, HH	
$t_{OHE}$	Enable Hold Time for the Output Data Register	GG, HH	
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT	
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	LL, HH	
<b>t</b> ORECCLR	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH	
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	HH, EOUT	
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	JJ, HH	
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	JJ, HH	
toESUE	Enable Setup Time for the Output Enable Register	KK, HH	
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	KK, HH	
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT	
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	II, HH	
tOERECCLR	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH	
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	AA, EE	
$t_{\sf ISUD}$	Data Setup Time for the Input Data Register	CC, AA	
$t$ <sub>IHD</sub>	Data Hold Time for the Input Data Register	CC, AA	
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	BB, AA	
$t_{\text{IHE}}$	Enable Hold Time for the Input Data Register	BB, AA	
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	DD, EE	
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	DD, AA	
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA	

*Table 2-71 ï* **Parameter Definition and Measuring Nodes**

*Note: \*See [Figure 2-16 on page 2-48](#page-59-0) for more information.*



## *Input Register*





### *Timing Characteristics*

#### *Table 2-72 ï* **Input Data Register Propagation Delays Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**



*Note:* For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) *for derating values.*

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*



## *Output Register*

### *Figure 2-18 •* **Output Register Timing Diagram**

#### *Timing Characteristics*

### *Table 2-73 ï* **Output Data Register Propagation Delays Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**



*Note:* For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on](#page-20-0) *[page 2-9](#page-20-0) for derating values.*





*Output Enable Register*

#### *Figure 2-19 •* **Output Enable Register Timing Diagram**

### *Timing Characteristics*

*Table 2-74 ï* **Output Enable Register Propagation Delays Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**

<b>Parameter</b>	<b>Description</b>	$-1$	Std.	<b>Units</b>
<sup>t</sup> OECLKQ	Clock-to-Q of the Output Enable Register	0.47	0.56	ns
<sup>t</sup> OESUD	Data Setup Time for the Output Enable Register	0.33	0.40	ns
<sup>t</sup> OEHD	Data Hold Time for the Output Enable Register	0.00	0.00	ns
<sup>t</sup> OESUE	Enable Setup Time for the Output Enable Register	0.46	0.55	ns
<b>TOEHE</b>	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	0.70	0.84	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	0.70	0.84	ns
<b><i>LOEREMCLR</i></b>	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
tOERECCLR	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	0.28	ns
<b><i>LOEREMPRE</i></b>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
<sup>t</sup> OERECPRE	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	0.28	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.22	0.26	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.22	0.26	ns
<b><i>LOECKMPWH</i></b>	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.42	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.32	0.38	ns

*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

## **DDR Module Specifications**

## *Input DDR Module*



#### **Figure 2-20 • Input DDR Timing Model**

### *Table 2-75 ï* **Parameter Definitions**







#### **Figure 2-21 · Input DDR Timing Diagram**

### *Timing Characteristics*

*Table 2-76 ï* **Input DDR Propagation Delays Worst Military-Case Conditions: T<sup>J</sup> = 85°C, Worst Case VCC = 1.425 V** 



*Note:* For derating values at specific junction temperature and voltage-supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) *for derating values.*

## *Output DDR Module*



### **Figure 2-22 · Output DDR Timing Model**

#### *Table 2-77 ï* **Parameter Definitions**







### *Timing Characteristics*





*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

# **VersaTile Characteristics**

## **VersaTile Specifications as a Combinatorial Module**

The SmartFusion library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *[IGLOO/e, Fusion,](http://www.microsemi.com/soc/documents/pa3_libguide_ug.pdf) [ProASIC3/E, and SmartFusion Macro Library Guide](http://www.microsemi.com/soc/documents/pa3_libguide_ug.pdf)*.



**Figure 2-24 · Sample of Combinatorial Cells** 





**Figure 2-25 • Timing Model and Waveforms** 

## *Timing Characteristics*

Worst Military-Case Conditions: $T_{\rm J}$ = 125°C, Worst-Case VCC = 1.425 V							
<b>Combinatorial Cell</b>	<b>Equation</b>	<b>Parameter</b>	-1	Std.	<b>Units</b>		
<b>INV</b>	$Y = IA$	t <sub>PD</sub>	0.42	0.51	ns		
AND <sub>2</sub>	$Y = A \cdot B$	t <sub>PD</sub>	0.50	0.60	ns		
NAND <sub>2</sub>	$Y = I(A \cdot B)$	t <sub>PD</sub>	0.50	0.60	ns		
OR <sub>2</sub>	$Y = A + B$	t <sub>PD</sub>	0.51	0.62	ns		
NOR <sub>2</sub>	$Y = I(A + B)$	t <sub>PD</sub>	0.51	0.62	ns		
XOR <sub>2</sub>	$Y = A \oplus B$	t <sub>PD</sub>	0.78	0.94	ns		
MAJ3	$Y = MAJ(A, B, C)$	t <sub>PD</sub>	0.74	0.88	ns		
XOR <sub>3</sub>	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	0.92	1.11	ns		
MUX <sub>2</sub>	$Y = A IS + B.S$	t <sub>PD</sub>	0.54	0.64	ns		
AND <sub>3</sub>	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	0.59	0.71	ns		

*Table 2-79 ï* **Combinatorial Cell Propagation Delays**

*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

## **VersaTile Specifications as a Sequential Module**

The SmartFusion library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *[IGLOO/e, Fusion, ProASIC3/E,](http://www.microsemi.com/soc/documents/pa3_libguide_ug.pdf) [and SmartFusion Macro Library Guide](http://www.microsemi.com/soc/documents/pa3_libguide_ug.pdf)*.



**Figure 2-26 · Sample of Sequential Cells** 





#### *Timing Characteristics*

#### *Table 2-80 ï* **Register Delays**

### **Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*
# **Global Resource Characteristics**

## **A2F500 Clock Tree Topology**

Clock delays are device-specific. [Figure 2-28](#page-72-0) is an example of a global tree used for clock routing. The global tree presented in [Figure 2-28](#page-72-0) is driven by a CCC located on the west side of the A2F500 device. It is used to drive all D-flip-flops in the device.



<span id="page-72-0"></span>**Figure 2-28 • Example of Global Tree Use in an A2F500 Device for Clock Routing** 



## **Global Tree Timing Characteristics**

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the ["Clock Conditioning Circuits" section on page 2-65](#page-76-0). [Table 2-81](#page-73-1) through [Table 2-82 on page 2-62](#page-73-0) present minimum and maximum global clock delays for the SmartFusion cSoCs. Minimum and maximum delays are measured with minimum and maximum loading.

### *Timing Characteristics*

### <span id="page-73-1"></span>*Table 2-81 ï* **A2F500 Global Resource**

### **Worst Military-Case Conditions: T<sup>J</sup> = 125°C, VCC = 1.425 V**



#### *Notes:*

*1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).*

- *2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).*
- *3. For specific junction temperature and voltage-supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

<span id="page-73-0"></span>*Table 2-82 ï* **A2F060 Global Resource Worst Military-Case Conditions: T<sup>J</sup> = 125°C, VCC = 1.425 V**

		-1		Std.		
<b>Parameter</b>	<b>Description</b>	Min.	Max. <sup>2</sup>	Min. <sup>1</sup>	Max. <sup>2</sup>	<b>Units</b>
t <sub>RCKL</sub>	Input Low Delay for Global Clock	0.78	1.01	0.94	1.21	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	0.75	1.03	0.90	1.23	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	0.95		1.12		ns
t <sub>RCKMPWL</sub>	<b>IMinimum Pulse Width Low for Global Clock</b>	0.93		1.09		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27		0.33	ns

*Notes:*

*1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).*

*2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).*

*3. For specific junction temperature and voltage-supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

# **RC Oscillator**

The table below describes the electrical characteristics of the RC oscillator.

## **RC Oscillator Characteristics**







*SmartFusion DC and Switching Characteristics*

# **Main and Lower Power Crystal Oscillator**

The tables below describes the electrical characteristics of the main and low power crystal oscillator.

#### *Table 2-84 ï* **Electrical Characteristics of the Main Crystal Oscillator**



*Table 2-85 ï* **Electrical Characteristics of the Low Power Oscillator** 



# <span id="page-76-0"></span>**Clock Conditioning Circuits**

## **CCC Electrical Specifications**

*Timing Characteristics* 

#### *Table 2-86 ï* **SmartFusion CCC/PLL Specification**



*Notes:*

- *1. One of the CCC outputs (GLA0) is used as an MSS clock and is limited to 100 MHz (maximum) by software. Details regarding CCC/PLL are in the "PLLs, Clock Conditioning Circuitry, and On-Chip Crystal Oscillators" chapter of the* [SmartFusion Microcontroller Subsystem User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf)*.*
- *2. This delay is a function of voltage and temperature. See [Table 2-7 on page 2-9](#page-20-0) for deratings.*

*3. T<sup>J</sup> = 25°C, VCC = 1.5 V*

- *4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to SmartGen online help for more information.*
- *5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.*
- *6. Measurement done with LVTTL 3.3 V 12 mA I/O drive strength and High slew rate. VCC/VCCPLL = 1.425 V, VCCI = 3.3V, 20 pF output load. All I/Os are placed outside of the PLL bank.*
- *7. SSOs are outputs that are synchronous to a single clock domain and have their clock-to-out within ± 200 ps of each other.*
- *8. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC\_OUT regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC\_OUT is also 300 ps.*





*Note: Peak-to-peak jitter measurements are defined by Tpeak-to-peak = Tperiod\_max – Tperiod\_min.*

*Figure 2-29 ï* **Peak-to-Peak Jitter Definition**

# **FPGA Fabric SRAM and FIFO Characteristics**



## **FPGA Fabric SRAM**

*Figure 2-30 ï* **RAM Models**



## *Timing Waveforms*



**Figure 2-31 • RAM Read for Pass-Through Output. Applicable to both RAM4K9 and RAM512x18.** 



**Figure 2-32 • RAM Read for Pipelined Output Applicable to both RAM4K9 and RAM512x18.** 



**Figure 2-33 • RAM Write, Output Retained. Applicable to both RAM4K9 and RAM512x18.** 



*Figure 2-34 •* RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 only.





**Figure 2-35 • RAM Reset. Applicable to both RAM4K9 and RAM512x18.** 

### *Timing Characteristics*

### *Table 2-87 ï* **RAM4K9**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**



*Notes:*

*1. For more information, refer to the application note* [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-](http://www.microsemi.com/soc/documents/AC374_Simul_RW_AN.pdf)[Based cSoCs and FPGAs](http://www.microsemi.com/soc/documents/AC374_Simul_RW_AN.pdf)*.*

*2. For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



*SmartFusion DC and Switching Characteristics*

#### *Table 2-88 ï* **RAM512X18 Worst Military-Case Conditions: T<sup>J</sup> = 125°C, Worst-Case VCC = 1.425 V**



*Notes:*

*1. For more information, refer to the application note* [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-](http://www.microsemi.com/soc/documents/AC374_Simul_RW_AN.pdf)[Based cSoCs and FPGAs](http://www.microsemi.com/soc/documents/AC374_Simul_RW_AN.pdf)*.*

*2. For the derating values at specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

### **FIFO**



*Figure 2-36 ï* **FIFO Model**



## *Timing Waveforms*



### **Figure 2-37 • FIFO Reset**



*Figure 2-38 ï* **FIFO EMPTY Flag and AEMPTY Flag Assertion**



*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*







*SmartFusion DC and Switching Characteristics*

### *Timing Characteristics*

#### *Table 2-89 ï* **FIFO**

**Worst Military-Case Conditions: T<sup>J</sup> = 125°C, VCC = 1.425 V**

<b>Parameter</b>	<b>Description</b>	$-1$	Std.	<b>Units</b>
$t_{ENS}$	REN, WEN Setup Time	1.46	1.75	ns
$t_{ENH}$	REN, WEN Hold Time	0.02	0.02	ns
t <sub>BKS</sub>	<b>BLK Setup Time</b>	0.19	0.19	ns
$t_{\sf BKH}$	<b>BLK Hold Time</b>	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.19	0.23	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
t <sub>CKQ1</sub>	Clock High to New Data Valid on RD (flow-through)		2.99	ns
t <sub>CKQ2</sub>	Clock High to New Data Valid on RD (pipelined)		1.13	ns
<b>TRCKEF</b>	RCLK High to Empty Flag Valid	1.82	2.18	ns
<b>t</b> wckFF	<b>WCLK High to Full Flag Valid</b>	1.72	2.07	ns
t <sub>CKAF</sub>	Clock HIGH to Almost Empty/Full Flag Valid	6.54	7.85	ns
<sup>t</sup> RSTFG	RESET Low to Empty/Full Flag Valid	1.79	2.15	ns
<sup>t</sup> RSTAF	RESET Low to Almost Empty/Full Flag Valid	6.48	7.77	ns
<sup>t</sup> RSTBQ	RESET Low to Data Out Low on RD (flow-through)	0.97	1.17	ns
	RESET Low to Data Out Low on RD (pipelined)	0.97	1.17	ns
<b>TREMRSTB</b>	<b>RESET Removal</b>	0.30	0.36	ns
<b>TRECRSTB</b>	<b>RESET Recovery</b>	1.59	1.90	ns
<b>IMPWRSTB</b>	<b>RESET Minimum Pulse Width</b>	0.23	0.26	ns
$t_{CYC}$	Clock Cycle Time	3.41	4.01	ns
$F_{MAX}$	Maximum Frequency for FIFO	293.08	249.12	<b>MHz</b>

*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*

# **Embedded Nonvolatile Memory Block (eNVM)**

### **Electrical Characteristics**

[Table 2-90](#page-87-0) describes the eNVM maximum performance.

<span id="page-87-0"></span>



*Note: \*6:1:1:1 indicates 6 cycles for the first access and 1 each for the next three accesses. 5:1:1:1 indicates 5 cycles for the first access and 1 each for the next three accesses.*

# **Embedded FlashROM (eFROM)**

## **Electrical Characteristics**

[Table 2-91](#page-88-0) describes the eFROM maximum performance

<span id="page-88-0"></span>



# **JTAG 1532 Characteristics**

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the ["User I/O](#page-31-0) [Characteristics" section on page 2-20](#page-31-0) for more details.

### *Timing Characteristics*

#### *Table 2-92 ï* **JTAG 1532**

#### **Worst Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.425 V**



*Note: For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-9](#page-20-0) for derating values.*



# **Programmable Analog Specifications**

### **Current Monitor**

Unless otherwise noted, current monitor performance is specified at 25°C with nominal power supply voltages, with the output measured using the internal voltage reference with the internal ADC in 12-bit mode and 91 Ksps, after digital compensation. All results are based on averaging over 16 samples.

*Table 2-93 ï* **Current Monitor Performance Specification**

<b>Specification</b>	<b>Test Conditions</b>	Min.	<b>Typical</b>	Max.	<b>Units</b>
Input voltage range (for driving ADC over full range)		$0 - 48$	$0 - 50$	$1 - 51$	mV
Analog gain	From the differential voltage across the input pads to the ADC input		50		V/V
Input referred offset voltage	Input referred offset voltage	0	0.1	0.5	mV
	$-55^{\circ}$ C to +125 $^{\circ}$ C	0	0.1	0.5	mV
Gain error	Slope of BFSL vs. 50 V/V		±0.1	±0.7	$%$ nom.
	$-55^{\circ}$ C to +125 $^{\circ}$ C			±0.7	$%$ nom.
<b>Overall Accuracy</b>	Peak error from ideal transfer function, $25^{\circ}$ C		$\pm (0.1 +$ 0.25%	$±(0.4 +$ 1.5%	mV plus $\%$ reading
	–55°C to +125°C		$±(0.1 +$ 0.25%	$±(1.5 +$ 1.5%	mV plus $\%$ reading
Input referred noise	0 VDC input (no output averaging)	0.3	0.4	0.5	mVrms
Common-mode rejection ratio	0 V to 12 VDC common-mode voltage	-86	$-87$		dВ
Analog settling time	To 0.1% of final value (with ADC load)				
	From CM STB (High)	5			μs
	From ADC_START (High)	5		200	μs
Input capacitance			8		pF
Input biased current	CM[n] or TM[n] pad, -40°C to +100°C over maximum input voltage range (plus is into pad)				
	Strobe = 0; IBIAS on CM[n]		$\Omega$		μA
	Strobe = 1; IBIAS on CM[n]		1		μA
	Strobe = $0$ ; IBIAS on TM[n]		$\overline{2}$		μA
	Strobe = 1; IBIAS on $TM[n]$		1		μA
Power supply rejection ratio	$DC (0 - 10 KHz)$	41	42		dВ
Incremental operational	current VCC33A		150		μA
power supply monitor current requirements (per current monitor	VCC33AP		140		μA
instance, not including ADC or VCC15A VAREFx)			50		μA

*Note: Under no condition should the TM pad ever be greater than 10 mV above the CM pad. This restriction is applicable only if current monitor is used.* 

### **Temperature Monitor**

Unless otherwise noted, temperature monitor performance is specified with a 2N3904 diode-connected bipolar transistor from National Semiconductor or Infineon Technologies, nominal power supply voltages, with the output measured using the internal voltage reference with the internal ADC in 12-bit mode and 62.5 Ksps. After digital compensation. Unless otherwise noted, the specifications pertain to conditions where the SmartFusion cSoC and the sensing diode are at the same temperature.

*Table 2-94 ï* **Temperature Monitor Performance Specifications**

<b>Specification</b>	<b>Test Conditions</b>	Min.	<b>Typical</b>	Max.	<b>Units</b>
Input diode temperature range		$-55$		150	$^{\circ}C$
		233.2		378.15	K
Temperature sensitivity			2.5		mV/K
Intercept	Extrapolated to 0K		$\mathbf{0}$		V
Input referred temperature offset At 25°C (298.15K)			±1	1.5	$^{\circ}C$
error	At -55°C to +125°C			2	$^{\circ}C$
Gain error	Slope of BFSL vs. 2.5 mV/K		±1	2.5	$%$ nom.
Overall accuracy	Peak error from ideal transfer function		±2	±3	$^{\circ}$ C
	At $-55^{\circ}$ C to $+125^{\circ}$ C			±5	$^{\circ}C$
Input referred noise	At $25^{\circ}$ C (298.15K) – no output averaging		$\overline{4}$		°C rms
	At -55°C to +125°C			6.5	°C rms
Output current	Idle mode		100		μA
	Final measurement phases		10		μA
Analog settling time	Measured to 0.1% of final value, (with ADC load)				
	From TM_STB (High)	5			μs
	From ADC_START (High)	5		105	μs
AT parasitic capacitance				500	pF
Power supply rejection ratio	DC (0-10 KHz)	1.2	0.7		$\degree$ C/V
Input referred temperature sensitivity error	Variation due to device temperature (-40°C to +100°C). External temperature sensor held constant.		0.005	0.008	$^{\circ}$ C/ $^{\circ}$ C
Temperature monitor (TM)	VCC33A		200		μA
operational power supply current requirements (per temperature	VCC33AP		150		μA
monitor instance, not including ADC or VAREFx)	VCC15A		50		μA

*Note: All results are based on averaging over 64 samples.*





*Figure 2-42 ï* **Temperature Error Versus External Capacitance**

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

## **Analog-to-Digital Converter (ADC)**

Unless otherwise noted, ADC direct input performance is specified at 25°C with nominal power supply voltages, with the output measured using the external voltage reference with the internal ADC in 12-bit mode and 500 KHz sampling frequency, after trimming and digital compensation.

<b>Specification</b>	<b>Test Conditions</b>	Min.	Typ.	Max.	<b>Units</b>
Input voltage range (for driving ADC over its full range)			2.56		$\vee$
Gain error			±0.4	±0.7	%
	$-55^{\circ}$ C to +125 $^{\circ}$ C		±0.4	±0.7	$\%$
Input referred offset voltage			±1	±2	mV
	$-55^{\circ}$ C to +125 $^{\circ}$ C		±1	±4	mV
Integral non-linearity (INL)	RMS deviation from BFSL				
	12-bit mode		1.71		<b>LSB</b>
	10-bit mode		0.60	1.00	<b>LSB</b>
	8-bit mode		0.2	0.33	<b>LSB</b>
Differential non-linearity (DNL)	12-bit mode		2.4		<b>LSB</b>
	10-bit mode		0.80	0.94	<b>LSB</b>
	8-bit mode		0.2	0.23	<b>LSB</b>
Signal to noise ratio		62	64		dB
Effective number of bits (ENOB)	-1 dBFS input				
$ENOB = \frac{SINAD - 1.76 dB}{6.02 dB/bit}$	12-bit mode 10 KHz	9.9	10		<b>Bits</b>
	12-bit mode 100 KHz	9.9	10		<b>Bits</b>
EQ 10	10-bit mode 10 KHz	9.5	9.6		<b>Bits</b>
	10-bit mode 100 KHz	9.5	9.6		<b>Bits</b>
	8-bit mode 10 KHz	7.8	7.9		<b>Bits</b>
	8-bit mode 100 KHz	7.8	7.9		<b>Bits</b>
Full power bandwidth	At -3 dB; -1 dBFS input	300			<b>KHz</b>
Analog settling time	To 0.1% of final value (with 1 Kohm source impedance and with ADC load)		$\overline{2}$		μs
Input capacitance	Switched capacitance (ADC sample capacitor)		12	15	pF
	Cs: Static capacitance (Figure 2-43 on page 2-82)				
	CM[n] input		5	$\overline{7}$	pF
	TM[n] input		5	$\overline{7}$	pF
	ADC[n] input		5	$\overline{7}$	pF
Input resistance	Rin: Series resistance (Figure 2-43)		$\overline{2}$		KΩ
	Shunt resistance, exclusive Rsh: of switched capacitance effects (Figure 2-43)	10			$M\Omega$

*Table 2-95 ï* **ADC Specifications** 

*Note: All 3.3 V supplies are tied together and varied from 3.0 V to 3.6 V. 1.5 V supplies are held constant.*



*SmartFusion DC and Switching Characteristics*

### *Table 2-95 ï* **ADC Specifications (continued)**



*Note: All 3.3 V supplies are tied together and varied from 3.0 V to 3.6 V. 1.5 V supplies are held constant.*



<span id="page-93-0"></span>**Figure 2-43 • ADC Input Model** 

*Table 2-96 ï* **VAREF Stabilization Time**



# **Analog Bipolar Prescaler (ABPS)**

With the ABPS set to its high range setting (GDEC = 00), a hypothetical input voltage in the range -15.36 V to +15.36 V is scaled and offset by the ABPS input amplifier to match the ADC full range of 0 V to 2.56 V using a nominal gain of –0.08333 V/V. However, due to reliability considerations, the voltage applied to the ABPS input should never be outside the range of -11.5 V to +14.4 V, restricting the usable ADC input voltage to 2.238 V to 0.080 V and the corresponding 12-bit output codes to the range of 3581 to 128 (decimal), respectively.

Unless otherwise noted, ABPS performance is specified at 25°C with nominal power supply voltages, with the output measured using the internal voltage reference with the internal ADC in 12-bit mode and 100 KHz sampling frequency, after trimming and digital compensation; and applies to all ranges.

<b>Specification</b>	<b>Test Conditions</b>	Min.	Typ.	Max.	<b>Units</b>
Input voltage range (for driving ADC	$GDEC[1:0] = 11$		±2.56		$\vee$
over its full range)	$GDEC[1:0] = 10$		±5.12		$\vee$
	$GDEC[1:0] = 01$		±10.24		$\vee$
	$GDEC[1:0] = 00$ (limited by maximum rating)		See note 1		V
Analog gain (from input pad to ADC GDEC[1:0] = 11			$-0.5$		<b>V/V</b>
input)	$GDEC[1:0] = 10$		$-0.25$		<b>V/V</b>
	$GDEC[1:0] = 01$		$-0.125$		<b>V/V</b>
	$GDEC[1:0] = 00$		$-0.0833$		V/V
Gain error		$-2.8$	$-0.4$	0.7	$\%$
	$-40^{\circ}$ C to +100 $^{\circ}$ C	$-2.8$	$-0.4$	0.7	$\%$
	–55°C to +125°C	$-4$	$-0.4$	$\overline{4}$	%
Input referred offset voltage					
	$GDEC[1:0] = 11$	$-0.31$	$-0.07$	0.31	$% FS*$
	$-55^{\circ}$ C to +125 $^{\circ}$ C	$-1.7$		1.7	$% FS*$
	$GDEC[1:0] = 10$	$-0.34$	$-0.07$	0.34	$% FS*$
	$-55^{\circ}$ C to +125 $^{\circ}$ C	$-1.6$		1.6	$% FS*$
	$GDEC[1:0] = 01$	$-0.61$	$-0.07$	0.35	$% FS*$
	$-55^{\circ}$ C to +125 $^{\circ}$ C	$-1.6$		1.6	$% FS*$
	$GDEC[1:0] = 00$	$-0.39$	$-0.07$	0.35	$% FS*$
	-55°C to +125°C	$-1.6$		1.6	$% FS*$
<b>SINAD</b>		53	56		dB
Non-linearity	RMS deviation from BFSL			0.5	$% FS*$

*Table 2-97 ï* **ABPS Performance Specifications** 

*Note: \*FS is full-scale error, defined as the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error. Refer to the Analog-to-Digital Converter chapter of the* [SmartFusion Programmable Analog User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_Analog_UG.pdf) *for more information.*



*SmartFusion DC and Switching Characteristics*





*Note: \*FS is full-scale error, defined as the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error. Refer to the Analog-to-Digital Converter chapter of the* SmartFusion Programmable Analog User's Guide *for more information.*

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*

### **Comparator**

Unless otherwise specified, performance is specified at 25°C with nominal power supply voltages.

<b>Specification</b>	<b>Test Conditions</b>		Min.	Typ.	Max.	<b>Units</b>
Input voltage range	Minimum			0		V
	Maximum			2.56		V
Input offset voltage	$HYS[1:0] = 00$			±1	±3	mV
	(no hysteresis)					
Input bias current		Comparator 1, 3, 5, 7, 9 (measured at 2.56 V)		40	60	nA
		Comparator 0, 2, 4, 6, 8 (measured at 2.56 V)		150	300	nA
Input resistance						$M\Omega$
Power supply rejection ratio		$DC (0 - 10 KHz)$		60		dB
Propagation delay	100 mV overdrive					
	$HYS[1:0] = 00$					
	(no hysteresis)			15	18	ns
	100 mV overdrive					
	$HYS[1:0] = 10$					
	(with hysteresis)			25	30	ns
Hysteresis	$HYS[1:0] = 00$	Typical (25°C)	$\Omega$	$\Omega$	±5	mV
(± refers to rising and falling threshold shifts, respectively)		Across all corners (-55°C to +125°C)	0		±5	mV
	$HYS[1:0] = 01$	Typical (25°C)	±3	±16	±30	mV
		Across all corners (-55°C to +125°C)	$\Omega$		±36	mV
	$HYS[1:0] = 10$	Typical (25°C)	±19	± 31	±48	mV
		Across all corners (-40°C to +100°C)	±12		±54	mV
		Across all corners (-55°C to +125°C)	±5		±54	mV
	$HYS[1:0] = 11$	Typical (25°C)	±80	±105	±190	mV
		Across all corners (-40°C to +100°C)	±80		±194	mV
		Across all corners (-55°C to +125°C)	±60		±194	mV
Comparator current		VCC33A = 3.3 V (operational mode); COMP EN = 1				
requirements (per comparator)	VCC33A			150	165	μA
	VCC33AP			140	165	μA
	VCC15A			$\mathbf{1}$	15	μA

*Table 2-98 ï* **Comparator Performance Specifications**



## **Analog Sigma-Delta Digital to Analog Converter (DAC)**

Unless otherwise noted, sigma-delta DAC performance is specified at 25°C with nominal power supply voltages, using the internal sigma-delta modulators with 16-bit inputs, HCLK = 100 MHz, modulator inputs updated at a 100 KHz rate, in voltage output mode with an external 160 pF capacitor to ground, after trimming and digital [pre-]compensation.





*Note: \*FS is full-scale error, defined as the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error. Refer to the Analog-to-Digital Converter chapter of the* [SmartFusion Programmable Analog User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_Analog_UG.pdf) *for more information.*







*Note: \*FS is full-scale error, defined as the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error. Refer to the Analog-to-Digital Converter chapter of the* SmartFusion Programmable Analog User's Guide *for more information.*



#### Sigma Delta DAC Settling Time

<span id="page-98-0"></span>*Figure 2-44 ï* **Sigma-Delta DAC Setting Time**



*SmartFusion DC and Switching Characteristics*

## **Voltage Regulator**





*Notes:*

*1. Dropout voltage is defined as the minimum VCC33A voltage. The parameter is specified with respect to the output voltage. The specification represents the minimum input-to-output differential voltage required to maintain regulation.*

*2. Assumes 10 µF.*

*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*



**Figure 2-45 • Typical Output Voltage** 



*Figure 2-46 ï* **Load Regulation**



# **Serial Peripheral Interface (SPI) Characteristics**

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given for a 35 pF load on the pins and all sequential timing characteristics are related to SPI x CLK. For timing parameter definitions, refer to [Figure 2-47 on page 2-91.](#page-102-0)

#### *Table 2-101 ï* **SPI Characteristics**

**Military-Case Conditions: T<sup>J</sup> =125ºC, VDD = 1.425 V, –1 Speed Grade** 



*Notes:*

*1. These values are provided for a load of 35 pF. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: [http://www.microsemi.com/soc/download/ibis/default.aspx.](http://www.microsemi.com/soc/download/ibis/default.aspx)*

*2. For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the [SmartFusion](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf) [Microcontroller Subsystem User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf).* 



#### *Table 2-101 ï* **SPI Characteristics Military-Case Conditions: T<sup>J</sup> =125ºC, VDD = 1.425 V, –1 Speed Grade (continued)**

*Notes:*

*1. These values are provided for a load of 35 pF. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: http://www.microsemi.com/soc/download/ibis/default.aspx.*

*2. For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the SmartFusion Microcontroller Subsystem User's Guide.* 



<span id="page-102-0"></span>*Figure 2-47 •* SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)



# **Inter-Integrated Circuit (I2C) Characteristics**

This section describes the DC and switching of the  $I<sup>2</sup>C$  interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, refer to [Figure 2-](#page-104-0) [48 on page 2-93](#page-104-0).

### *Table 2-102 ï* **I <sup>2</sup>C Characteristics**

**Military-Case Conditions: T<sup>J</sup> = 125ºC, VDD = 1.425 V, –1 Speed Grade** 

Parameter	<b>Definition</b>	<b>Condition</b>	Value	Unit
$V_{IL}$	Minimum input low voltage		SeeTable 2-37 on page 2-31	
	Maximum input low voltage		See Table 2-37	
$V_{\text{IH}}$	Minimum input high voltage		See Table 2-37	$\qquad \qquad -$
	Maximum input high voltage		See Table 2-37	
$V_{OL}$	Maximum output voltage low	$I_{OL}$ = 8 mA	See Table 2-37	
$I_{IL}$	Input current high		See Table 2-37	
ŀщ	Input current low		See Table 2-37	
V <sub>hyst</sub>	Hysteresis of Schmitt trigger inputs		See Table 2-33 on page 2-30	$\vee$
$T_{\sf FALL}$	Fall time <sup>2</sup>	VIHmin to VILMax, $C_{load}$ = 400 pF	15.0	ns
		VIHmin to VILMax, $C_{load} = 100 pF$	4.0	ns
$T_{RISE}$	Rise time <sup>2</sup>	VILMax to VIHmin, C <sub>load</sub> = 400pF	19.5	ns
		VILMax to VIHmin, $C_{load} = 100pF$	5.2	ns
Cin	Pin capacitance	$VIN = 0, f = 1.0 MHz$	8.0	pF
$\mathsf{R}_{\mathsf{pull-up}}$	Output buffer maximum pull- down Resistance <sup>1</sup>		50	Ω
R <sub>pull-down</sub>	Output buffer maximum pull-up Resistance <sup>1</sup>		150	$\Omega$
${\sf D}_{\sf max}$	Maximum data rate	Fast mode	400	Kbps
t <sub>LOW</sub>	Low period of $I2C_x$ <sub>SCL</sub> <sup>3</sup>		1	pclk cycles
t <sub>HIGH</sub>	High period of I2C_x_SCL $3$		$\mathbf{1}$	pclk cycles
t <sub>HD;STA</sub>	START hold time 3		$\mathbf{1}$	pclk cycles
$t_{\text{SU;STA}}$	START setup time <sup>3</sup>		$\mathbf{1}$	pclk cycles
t <sub>HD;DAT</sub>	DATA hold time 3		$\mathbf{1}$	pclk cycles
$t_{\text{SU;DAT}}$	DATA setup time <sup>3</sup>		1	pclk cycles

*Notes:*

*1. These maximum values are provided for information only. Minimum output buffer resistance values depend on VCCxxxxIOBx, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website at [http://www.microsemi.com/soc/download/ibis/default.aspx.](http://www.microsemi.com/soc/download/ibis/default.aspx)*

*2. These values are provided for a load of 100 pF and 400 pF. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website at [http://www.microsemi.com/soc/download/ibis/default.aspx.](http://www.microsemi.com/soc/download/ibis/default.aspx)*

*3. For allowable Pclk configurations, refer to the Inter-Integrated Circuit (I2C) Peripherals section in the [SmartFusion](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf) [Microcontroller Subsystem User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf).*

### *Table 2-102 ï* **I <sup>2</sup>C Characteristics Military-Case Conditions: T<sup>J</sup> = 125ºC, VDD = 1.425 V, –1 Speed Grade (continued)**



*Notes:*

- *1. These maximum values are provided for information only. Minimum output buffer resistance values depend on VCCxxxxIOBx, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website at http://www.microsemi.com/soc/download/ibis/default.aspx.*
- *2. These values are provided for a load of 100 pF and 400 pF. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website at http://www.microsemi.com/soc/download/ibis/default.aspx.*
- *3. For allowable Pclk configurations, refer to the Inter-Integrated Circuit (I2C) Peripherals section in the SmartFusion Microcontroller Subsystem User's Guide.*



<span id="page-104-0"></span>**Figure 2-48 · I2C Timing Parameter Definition** 



# **3 – SmartFusion Development Tools**

Designing with SmartFusion cSoCs involves three different types of design: FPGA design, embedded design and analog design. These roles can be filled by three different designers, two designers or even a single designer, depending on company structure and project complexity.

# **Types of Design Tools**

Microsemi has developed design tools and flows to meet the needs of these three types of designers so they can work together smoothly on a single project [\(Figure 3-1](#page-106-0)).



<span id="page-106-0"></span>*Figure 3-1 ï* **Three Design Roles**

### **FPGA Design**

Libero System-on-Chip (SoC) software is Microsemi's comprehensive software toolset for designing with all Microsemi FPGAs and cSoCs. Libero SoC includes industry-leading synthesis, simulation and debug tools from Synopsys<sup>®</sup> and Mentor Graphics<sup>®</sup>, as well as innovative timing and power optimization and analysis.



## **Embedded Design**

Microsemi offers FREE SoftConsole Eclipse based IDE, which includes the GNU C/C++ compiler and GDB debugger. Microsemi also offers evaluation versions of software from Keil and IAR, with full versions available from respective suppliers.

## **Analog Design**

The MSS configurator provides graphical configuration for current, voltage and temperature monitors, sample sequencing setup and post-processing configuration, as well as DAC output.

The MSS configurator creates a bridge between the FPGA fabric and embedded designers so device configuration can be easily shared between multiple developers.

The MSS configurator includes the following:

- A simple configurator for the embedded designer to control the MSS peripherals and I/Os
- A method to import and view a hardware configuration from the FPGA flow into the embedded flow containing the memory map
- Automatic generation of drivers for any peripherals or soft IP used in the system configuration
- Comprehensive analog configuration for the programmable analog components
- Creation of a standard MSS block to be used in SmartDesign for connection of FPGA fabric designs and IP



*Figure 3-2 ï* **MSS Configurator**
## **SmartFusion Ecosystem**

The Microsemi SoC Products Group has a long history of supplying comprehensive FPGA development tools and recognizes the benefit of partnering with industry leaders to deliver the optimum usability and productivity to customers. Taking the same approach with processor development, Microsemi has partnered with key industry leaders in the microcontroller space to provide the robust SmartFusion ecosystem.

Microsemi is partnering with Keil and IAR to provide Software IDE support to SmartFusion system designers. The result is a robust solution that can be easily adopted by developers who are already doing embedded design. The learning path is straightforward for FPGA designers.

Support for the SoC Products Group device and ecosystem resources is represented in [Figure 3-3](#page-108-0).



#### <span id="page-108-0"></span>*Figure 3-3 ï* **SmartFusion Ecosystem**

[Figure 3-3](#page-108-0) shows the SmartFusion stack with examples of drivers, RTOS, and middleware from Microsemi and partners. By leveraging the SmartFusion stack, designers can decide at which level to add their own customization to their design, thus speeding time to market and reducing overhead in the design.

### **ARM**

Because an ARM processor was chosen for SmartFusion cSoCs, Microsemi's customers can benefit from the extensive ARM ecosystem. By building on Microsemi supplied hardware abstraction layer (HAL) and drivers, third party vendors can easily port RTOS and middleware for the SmartFusion cSoC.

- ARM Cortex-M Series Processors
- ARM Cortex-M3 Processor Resource
- [ARM Cortex-M3 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.cortexm/index.html)
- ï *[ARM Cortex-M3 Processor Software Development for ARM7TDMI Processor Programmers](http://www.arm.com/files/pdf/Cortex-M3_programming_for_ARM7_developers.pdf)* White Paper



### **Compile and Debug**

Microsemi's SoftConsole is a free Eclipse-based IDE that enables the rapid production of C and C++ executables for Microsemi FPGA and cSoCs using Cortex-M3, Cortex-M1 and Core8051s. For SmartFusion support, SoftConsole includes the GNU C/C++ compiler and GDB debugger. Additional examples can be found on the SoftConsole page:

- [Using UART with SmartFusion: SoftConsole Standalone Flow Tutorial](http://www.microsemi.com/soc/documents/SmartFusion_UART_SW_flow_tutorial_UG.pdf)
	- [Design Files](http://www.microsemi.com/soc/download/rsc/?f=SmartFusion_UART_SW_flow_tutorial_DF)
- [Displaying POT Level with LEDs: Libero SoC and SoftConsole Flow Tutorial for SmartFusion](http://www.microsemi.com/soc/documents/SmartFusion_LiberoSoftConsole_POTlevel_tutorial_UG.pdf)
	- [Design Files](http://www.microsemi.com/soc/download/rsc/?f=SmartFusion_LiberoSoftConsole_POTlevel_tutorial_DF)

IAR Embedded Workbench<sup>®</sup> for ARM/Cortex is an integrated development environment for building and debugging embedded ARM applications using assembler, C and C++. It includes a project manager, editor, build and debugger tools with support for RTOS-aware debugging on hardware or in a simulator.

- Designing SmartFusion cSoC with IAR Systems
- IAR Embedded Workbench IDE User Guide for ARM
- [Download Evaluation or Kickstart version of IAR Embedded Workbench for ARM](http://www.iar.com/downloads)

Keil's Microcontroller Development Kit comes in two editions: MDK-ARM and MDK Basic. Both editions feature µVision<sup>®</sup>, the ARM Compiler, MicroLib, and RTX, but the MDK Basic edition is limited to 256K so that small applications are more affordable.

- Designing SmartFusion cSoC with Keil
- [Using Keil µVision and Microsemi SmartFusion cSoC](http://www.microsemi.com/soc/documents/Keil_SmartFusion_tutorial.pdf)
	- – [Programming file for use with this tutorial](http://www.microsemi.com/soc/download/rsc/?f=Keil_SmartFusion_tutorial_PF)
- [Keil Microcontroller Development Kit for ARM Product Manuals](http://www.keil.com/arm/man/arm.htm)
- [Download Evaluation version of Keil MDK-ARM](http://www.keil.com/demo/)



### **Operating Systems**

FreeRTOS™ is a portable, open source, royalty free, mini real-time kernel (a free-to-download and freeto-deploy RTOS that can be used in commercial applications without any requirement to expose your proprietary source code). FreeRTOS is scalable and designed specifically for small embedded systems. This FreeRTOS version ported by Microsemi is 6.0.1. For more information, visit the FreeRTOS website: [www.freertos.org](http://www.freertos.org).

- *[ï SmartFusion Webserver Demo Using uIP and FreeRTOS](http://www.microsemi.com/soc/documents/SmartFusion_Webserver_uIPRTOS_UG.pdf)*
- ï *[SmartFusion cSoC: Running Webserver, TFTP on IwIP TCP/IP Stack](http://www.microsemi.com/soc/documents/A2F_AC365_AN.pdf)* application note

Emcraft Systems provides porting of the open-source U-boot firmware and uClinux™ kernel to the SmartFusion cSoC, a Linux®-based cross-development framework, and other complementary components. Combined with the release of its A2F-Linux Evaluation Kit, this provides a low-cost platform for evaluation and development of Linux (uClinux) on the Cortex-M3 CPU core of the Microsemi SmartFusion cSoC.

**Emcraft Linux on Microsemi's SmartFusion cSoC** 

Keil offers the RTX Real-Time Kernel as a royalty-free, deterministic RTOS designed for ARM and Cortex-M devices. It allows you to create programs that simultaneously perform multiple functions and helps to create applications which are better structured and more easily maintained.

- The RTX Real-Time Kernel is included with MDK-ARM. Download the [Evaluation version of Keil](http://www.keil.com/demo/) [MDK-ARM.](http://www.keil.com/demo/)
- RTX source code is available as part of [Keil/ARM Real-Time Library \(RL-ARM\)](http://www.keil.com/rl-arm/), a group of tightlycoupled libraries designed to solve the real-time and communication challenges of embedded systems based on ARM-powered microcontroller devices. The RL-ARM library now supports SmartFusion cSoCs and designers with additional key features listed in the ["Middleware" section](#page-110-0) [on page 3-5.](#page-110-0)

Micrium supports SmartFusion cSoCs with the company's flagship µC/OS family, recognized for a variety of features and benefits, including unparalleled reliability, performance, dependability, impeccable source code and vast documentation. Micrium supports the following products for SmartFusion cSoCs and continues to work with Microsemi on additional projects.

- SmartFusion Quickstart Guide for Micrium µC/OS-III Examples
	- [Design Files](http://www.microsemi.com/soc/download/rsc/?f=A2F_EVAL_KIT_Micrium_uCOSIII_DF)

µC/OS-III™, Micrium's newest RTOS, is designed to save time on your next embedded project and puts greater control of the software in your hands.

RoweBots provides an ultra tiny Linux-compatible RTOS called Unison for SmartFusion. Unison consists of a set of modular software components, which, like Linux, are either free or commercially licensed. Unison offers POSIX<sup>®</sup> and Linux compatibility with hard real-time performance, complete I/O modules and an easily understood environment for device driver programming. Seamless integration with FPGA and analog features are fast and easy.

- [Unison V4-](http://www.microsemi.com/soc/documents/partners/RoweBots_Unison4_DS.pdf)based products include a free Unison V4 Linux and POSIX-compatible kernel with serial I/O, file system, six demonstration programs, upgraded documentation and source code for Unison V4, and free (for non-commercial use) Unison V4 TCP/IP server. Commercial license upgrade is available for Unison V4 TCP/IP server with three demonstration programs, DHCP client and source code.
- [Unison V5](http://www.microsemi.com/soc/documents/partners/RoweBots_Unison5_DS.pdf)-based products include commercial Unison V5 Linux- and POSIX-compatible kernel with serial I/O, file system, extensive feature set, full documentation, source code and more than 20 demonstration programs, Unison V5 TCP/IPv4 with extended feature set, sockets interface, multiple network interfaces, PPP support, DHCP client, documentation, source code and six demonstration programs, and multiple other features.

### <span id="page-110-0"></span>**Middleware**

Microsemi has ported both uIP and IwIP for Ethernet support as well as including TFTP file service.

- **SmartFusion Webserver Demo Using uIP and FreeRTOS**
- [SmartFusion: Running Webserver, TFTP on IwIP TCP/IP Stack Application Note](http://www.microsemi.com/soc/documents/A2F_AC365_AN.pdf)
- The [Keil/ARM Real-Time Library \(RL-ARM\)](http://www.keil.com/rl-arm/)<sup>1</sup>, in addition to RTX source, includes the following:
	- RL-TCPnet (TCP/IP) The Keil RL-TCPnet library, supporting full TCP/IP and UDP protocols, is a full networking suite specifically written for small ARM and Cortex-M processor-based microcontrollers. TCPnet is now ported to and supports SmartFusion Cortex-M3. It is highly optimized, has a small code footprint, and gives excellent performance, providing a wide range of application level protocols and examples such as FTP, SNMP, SOAP and AJAX. An [HTTP server](http://www.keil.com/download/docs/404.asp) [example](http://www.keil.com/download/docs/404.asp) of TCPnet working in a SmartFusion design is available.

*[<sup>1.</sup> The CAN and USB functions within RL-ARM are not supported for SmartFusion cSoC.](http://www.keil.com/rl-arm/)*



• Flash File System (RL-Flash) allows your embedded applications to create, save, read, and modify files in standard storage devices such as ROM, RAM, or FlashROM, using a standard serial peripheral interface (SPI). Many ARM-based microcontrollers have a practical requirement for a standard file system. With RL-FlashFS you can implement new features in embedded applications such as data logging, storing program state during standby modes, or storing firmware upgrades.

Micrium, in addition to µC/OS-III<sup>®</sup>, offers the following support for SmartFusion cSoC:

- µC/TCP-IP™ is a compact, reliable, and high-performance stack built from the ground up by Micrium and has the quality, scalability, and reliability that translates into a rapid configuration of network options, remarkable ease-of-use, and rapid time-to-market.
- µC/Probe™ is one of the most useful tools in embedded systems design and puts you in the driver's seat, allowing you to take charge of virtually any variable, memory location, and I/O port in your embedded product, while your system is running.



# **4 – SmartFusion Programming**

SmartFusion cSoCs have three separate flash areas that can be programmed:

- 1. The FPGA fabric
- 2. The embedded nonvolatile memories (eNVMs)
- 3. The embedded flash ROM (eFROM)

There are essentially three methodologies for programming these areas:

- 1. In-system programming (ISP)
- 2. In-application programming (IAP)
	- FPGA fabric, eNVM, and eFROM
- 3. Pre-programming (non-ISP)

Programming, whether ISP or IAP methodologies are employed, can be done in two ways:

- 1. Securely using the on chip AES decryption logic
- 2. In plain text

### **In-System Programming**

In-System Programming is performed with the aid of external JTAG programming hardware. [Table 4-1](#page-112-0) describes the JTAG programming hardware that will program a SmartFusion cSoC and [Table 4-2](#page-112-1) defines the JTAG pins that provide the interface for the programming hardware.

<span id="page-112-0"></span>



*Notes:*

- *1. SWD = ARM Serial Wire Debug*
- *2. SWV = ARM Serial Wire Viewer*

*3. Planned support*

#### <span id="page-112-1"></span>*Table 4-2 ï* **JTAG Pin Descriptions**





The JTAGSEL pin selects the FPGA TAP controller or the Cortex-M3 debug logic. When JTAGSEL is asserted, the FPGA TAP controller is selected and the TRSTB input into the Cortex-M3 is held in a reset state (logic 0), as depicted in [Figure 4-1.](#page-113-0) Users should tie the JTAGSEL pin high externally.

Microsemi's free Eclipse-based IDE, SoftConsole, has the ability to control the JTAGSEL pin directly with the FlashPro4 programmer. Manual jumpers are provided on the evaluation and development kits to allow manual selection of this function for the J-Link and ULINK debuggers.

Note: Standard ARM JTAG connectors do not have access to the JTAGSEL pin. SoftConsole automatically selects the appropriate TAP controller using the CTXSELECT JTAG command. When using SoftConsole, the state of JTAGSEL is a "don't care."



<span id="page-113-0"></span>**Figure 4-1 • TRSTB Logic** 

## **In-Application Programming**

In-application programming refers to the ability to reprogram the various flash areas under direct supervision of the Cortex-M3.

### **Reprogramming the FPGA Fabric Using the Cortex-M3**

In this mode, the Cortex-M3 is executing the programming algorithm on-chip. The IAP driver can be incorporated into the design project and executed from eNVM or eSRAM. The SoC Products Group provides working example projects for SoftConsole, IAR, and Keil development environments. These can be downloaded via the SoC Products Group Firmware Catalog. The new bitstream to be programmed into the FPGA can reside on the user's printed circuit board (PCB) in a separate SPI flash memory. Alternately, the user can modify the existing projects supplied by the SoC Products Group and, via custom handshaking software, throttle the download of the new image and program the FPGA a piece at a time in real time. A cost-effective and reliable approach would be to store the bitstream in an external SPI flash. Another option is storing a redundant bitstream image in an external SPI flash and loading the newest version into the FPGA only when receiving an IAP command. Since the FPGA I/Os are tristated or held at predefined or last known state during FPGA programming, the user must use MSS I/Os to interface to external memories. Since there are two SPI controllers in the MSS, the user can dedicate one to an SPI flash and the other to the particulars of an application. The amount of flash memory required to program the FPGA always exceeds the size of the eNVM block that is on-chip. The external memory controller (EMC) cannot be used as an interface to a memory device for storage of a bitstream because its I/O pads are FPGA I/Os; hence they are tristated when the FPGA is in a programming state.

### **Re-Programming the eNVM Blocks Using the Cortex-M3**

In this mode the Cortex-M3 is executing the eNVM programming algorithm from eSRAM. Since individual pages (132 bytes) of the eNVM can be write-protected, the programming algorithm software can be protected from inadvertent erasure. When reprogramming the eNVM, both MSS I/Os and FPGA I/Os are available as interfaces for sourcing the new eNVM image. The SoC Products Group provides working example projects for SoftConsole, IAR, and Keil development environments. These can be downloaded via the SoC Products Group Firmware Catalog.

Alternately, the eNVM can be reprogrammed by the Cortex-M3 via the IAP driver. This is necessary when using an encrypted image.

### **Secure Programming**

For background, refer to the "Security in Low Power Flash Devices" chapter of the *[Fusion FPGA Fabric](http://www.microsemi.com/soc/documents/Fusion_UG.pdf) [User's Guide](http://www.microsemi.com/soc/documents/Fusion_UG.pdf)* on the SoC Products Group website. SmartFusion ISP behaves identically to Fusion ISP. IAP of SmartFusion cSoCs is accomplished by using the IAP driver. Only the FPGA fabric and the eNVM can be reprogrammed with the protection of security measures by using the IAP driver.

## **Typical Programming and Erase Times**

[Table 4-3](#page-114-0) documents the typical programming and erase times for two components of SmartFusion cSoCs, FPGA fabric and eNVM, using the SoC Products Group's FlashPro hardware and software. These times will be different for other ISP and IAP methods. The **Program** action in FlashPro software includes erase, program, and verify to complete.

The typical programming (including erase) time per page of the eNVM is 8 ms.



#### <span id="page-114-0"></span>*Table 4-3 ï* **Typical Programming and Erase Times**

### **References**

### **User's Guides**

*[DirectC User's Guide](http://www.microsemi.com/soc/documents/DirectC_UG.pdf)*

http://www.microsemi.com/soc/documents/DirectC\_UG.pdf *[Fusion FPGA Fabric User's Guide](http://www.microsemi.com/soc/documents/Fusion_UG.pdf)* [http://www.microsei.com/soc/documents/Fusion\\_UG.pdf](http://www.microsemi.com/soc/documents/Fusion_UG.pdf)

#### *Chapters:*

*"In-System Programming (ISP) of Actel's Low-Power Flash Devices Using FlashPro4/3/3X" "Security in Low Power Flash Devices" "Programming Flash Devices" "Microprocessor Programming of Actel's Low-Power Flash Devices"*



# **5 – Pin Descriptions**

## **Supply Pins**



*Notes:*

*1. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33AP, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.*

*2. The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.*





*Notes:*

*1. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33AP, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.*

*<sup>2.</sup> The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.*





*Notes:*

*1. The following 3.3 V supplies should be connected together while following proper noise filtering practices: VCC33A, VCC33ADCx, VCC33AP, VCC33SDDx, VCCMAINXTAL, and VCCLPXTAL.*

*2. The following 1.5 V supplies should be connected together while following proper noise filtering practices: VCC, VCC15A, and VCC15ADCx.*



# **User-Defined Supply Pins**

<span id="page-119-0"></span>

## <span id="page-120-0"></span>**Global I/O Naming Conventions**

Gmn (Gxxx) refers to Global I/Os. These Global I/Os are used to connect the input to global networks. Global networks have high fanout and low skew. The naming convention for Global I/Os is as follows:

G = Global

m = Global pin location associated with each CCC on the device:

- A (northwest corner)
- B (northeast corner)
- C (east middle)
- D (southeast corner)
- E (southwest corner)
- F (west middle)

n = Global input MUX and pin number of the associated Global location m—A0, A1, A2, B0, B1, B2, C0, C1, or C2.

Global (GL) I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities.

Unused GL pins are configured as inputs with pull-up resistors. See more detailed descriptions of global I/O connectivity in the clocking resources chapter of the *[SmartFusion FPGA Fabric User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_Fabric_UG.pdf)* and the clock conditioning circuitry chapter of the *[SmartFusion Microcontroller Subsystem User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf)*.

All inputs labeled GC/GF are direct inputs into the quadrant clocks. The inputs to the global network are multiplexed, and only one input can be used as a global input. For example, if GAA0 is used as a quadrant global input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals.

<span id="page-120-2"></span><span id="page-120-1"></span>

## **User Pins**



### **User I/O Naming Conventions**

The naming convention used for each FPGA user I/O is Gmn/IOuxwByVz, where:

Gmn is only used for I/Os that also have CCC access—i.e., global pins. Refer to the ["Global I/O Naming](#page-120-0)" [Conventions" section on page 5-5](#page-120-0).

**u** = I/O pair number in bank, starting at 00 from the northwest I/O bank and proceeding in a clockwise direction.

**x** = P (positive) or N (negative) or S (single-ended) or R (regular, single-ended).

**w** = D (Differential Pair), P (Pair), or S (Single-Ended). D (Differential Pair) if both members of the pair are bonded out to adjacent pins or are separated only by one GND or NC pin; P (Pair) if both members of the pair are bonded out but do not meet the adjacency requirement; or S (Single-Ended) if the I/O pair is not bonded out. For Differential Pairs (D), adjacency for ball grid packages means only vertical or horizontal. Diagonal adjacency does not meet the requirements for a true differential pair.

- $B = Bank$
- **y** = Bank number starting at 0 from northwest I/O bank and incrementing clockwise.
- **V** = Reference voltage
- **z** = VREF mini bank number.

The FPGA user I/O pin functions as an input, output, tristate or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected. Unused I/O pins are disabled by Libero SoC software and include a weak pull-up resistor. During power-up, the used I/O pins are tristated with no pull-up or pull-down resistors until I/O enable (there is a delay after voltage stabilizes, and different I/O banks power up sequentially to avoid a surge of ICCI).

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

Some of these pins are also multiplexed with integrated peripherals in the MSS (Ethernet MAC and external memory controller).

All unused MSS I/Os are tristated by default (with output buffer disabled). However, you can configure it as weak pull-up or pull-down by using Libero SoC I/O attributor window. The Schmitt trigger is disabled. Essentially, I/Os have the reset values as defined in Table 19-25 IOMUX\_n\_CR, in the *[SmartFusion](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf) [Microcontroller Subsystem User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_MSS_UG.pdf)*.

During programming, I/Os become tristated and weakly pulled up to VCCI. With the VCCI and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration. For more information, see the SmartFusion FPGA User I/Os section in the *[SmartFusion FPGA Fabric User's Guide](http://www.microsemi.com/soc/documents/SmartFusion_Fabric_UG.pdf)*.

# **Special Function Pins**







## <span id="page-124-0"></span>**JTAG Pins**

SmartFusion cSoCs have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the SmartFusion cSoC part must be supplied to allow JTAG signals to transition the SmartFusion cSoC. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility with supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned to be used, the VJTAG pin together with the TRSTB pin could be tied to GND.





#### <span id="page-125-0"></span>*Table 5-1 ï* **Recommended Tie-Off Values for the TCK and TRST Pins**



*Notes:*

*1. The TCK pin can be pulled up/down.*

*2. The TRST pin can only be pulled down.*

*1. Equivalent parallel resistance if more than one device is on JTAG chain.*

# **Microcontroller Subsystem (MSS)**





*Pin Descriptions*



# <span id="page-128-0"></span>**Analog Front-End (AFE)**



*Note: Unused analog inputs should be grounded. This aids in shielding and prevents an undesired coupling path.*



<span id="page-129-2"></span><span id="page-129-1"></span><span id="page-129-0"></span>

<span id="page-129-3"></span>*Note: Unused analog inputs should be grounded. This aids in shielding and prevents an undesired coupling path.*

## **Analog Front-End Pin-Level Function Multiplexing**

[Table 5-2](#page-130-0) describes the relationships between the various internal signals found in the analog front-end (AFE) and how they are multiplexed onto the external package pins. Note that, in general, only one function is available for those pads that have numerous functions listed. The exclusion to this rule is when a comparator is used; the ADC can still convert either input side of the comparator.



#### <span id="page-130-0"></span>*Table 5-2 ï* **Relationships Between Signals in the Analog Front-End**

*Notes:*

*1. ABPSx\_IN: Input to active bipolar prescaler channel x.*

*2. CMx\_H/L: Current monitor channel x, high/low side.*

*3. TMx\_IO: Temperature monitor channel x.*

*4. CMPx\_P/N: Comparator channel x, positive/negative input.*

*5. LVTTLx\_IN: LVTTL I/O channel x.*

*6. SDDMx\_OUT: Output from sigma-delta DAC MUX channel x.*

*7. SDDx\_OUT: Direct output from sigma-delta DAC channel x.*



#### *Table 5-2 ï* **Relationships Between Signals in the Analog Front-End**



*Notes:*

*1. ABPSx\_IN: Input to active bipolar prescaler channel x.*

*2. CMx\_H/L: Current monitor channel x, high/low side.*

- *3. TMx\_IO: Temperature monitor channel x.*
- *4. CMPx\_P/N: Comparator channel x, positive/negative input.*
- *5. LVTTLx\_IN: LVTTL I/O channel x.*

*6. SDDMx\_OUT: Output from sigma-delta DAC MUX channel x.*

*7. SDDx\_OUT: Direct output from sigma-delta DAC channel x.*



## **Pin Assignment Tables**

### **FG256**



#### *Note*

For Package Manufacturing and Environmental information, visit the Resource Center at [http://www.microsemi.com/soc/products/solutions/package/docs.aspx.](http://www.microsemi.com/soc/products/solutions/package/docs.aspx)



































**FG484**



#### *Note*

For Package Manufacturing and Environmental information, visit the Resource Center at [http://www.microsemi.com/soc/products/solutions/package/docs.aspx.](http://www.microsemi.com/soc/products/solutions/package/docs.aspx)










*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*









*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*









*Military Grade SmartFusion Customizable System-on-Chip (cSoC)*







# **6 – Datasheet Information**

## **List of Changes**

The following table lists critical changes that were made in each revision of the SmartFusion datasheet.





### **Datasheet Categories**

#### *Categories*

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the ["SmartFusion cSoC Device Status" table on page III](#page-2-0), is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

### *Product Brief*

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### *Advance*

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### *Preliminary*

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### *Production*

This version contains information that is considered to be final.

### **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

## **Microsemi SoC Products Group Safety Critical, Life Support, and High-Reliability Applications Policy**

The SoC Products Group products described in this advance status document may not have completed the SoC Products Group's qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the SoC Products Group's Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available on the SoC Products Group website at [http://www.microsemi.com/soc/documents/ORT\\_Report.pdf](http://www.microsemi.com/soc/documents/ORT_Report.pdf). Microsemi SoC Products Group also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local SoC Products Group sales office for additional reliability information.



#### **Microsemi Corporate Headquarters** One Enterprise, Aliso Viejo, CA 92656 USA

**Within the USA**: +1 (800) 713-4113 **Outside the USA**: +1 (949) 380-6100 **Sales**: +1 (949) 380-6136 **Fax**: +1 (949) 215-4996

#### **E-mail:** [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at**<www.microsemi.com>**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.