
- Mechanically and Functionally Interchangeable With DM71/81LS95 thru DM71/81LS98
- P-N-P Inputs Reduce Bus Loading
- 3-State Outputs Rated at IOL of 12 mA and 24 mA for 54LS and 74LS, Respectively

DEVICE	DATA PATH
'LS465	True
'LS466	Inverting
'LS467	True
'LS468	Inverting


description

These octal buffers utilize the latest low-power Schottky technology. The 'LS465 and 'LS466 have a two-input active-low AND enable gate controlling all eight data buffers. The 'LS467 and 'LS468 have two separate active-low enable inputs each controlling four data buffers. In either case, a high level on any $\overline{\mathbf{G}}$ places the affected outputs at high impedance,


schematics of inputs and outputs



SN54LS465 AND SN54LS466 . . . J PACKAGE SN74LS465 AND SN74LS466 . . . DW OR N PACKAGE




SN54LS465 AND SN54LS466 . . . FK PACKAGE (TOP VIEW)




SN54LS467 AND SN54LS468 . . . J PACKAGE SN74LS467 AND SN74LS468 . . . DW OR N PACKAGE (TOP VIEW)

1G 1 1 20 VCC 1A1 🗆 2 19 7 2G 1Y1 🛮 3 18 7 2A4 1A2 []4 17 2Y4 1Y2 5 16 2A3 1A3 **[**]6 15 2Y3 1Y3 🔲 7 14 2A2 1A4 🔲 8 1Y4 **[**]9 12 7 2A1 GND [

SN54LS467 AND SN54LS468 . . . FK PACKAGE (TOP VIEW)





Copyright © 1988, Texas Instruments Incorporated







logic diagrams (positive logic)













Pin numbers shown are for DW, J, and N packages.

logic symbols†









[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage 5	.5 V
Operating free-air temperature range: SN54LS465 thru SN54LS468	25°C
SN74LS465 thru SN74LS468	70°C
Storage temperature range65°C to 15	50°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		SN54LS'				SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-1	-		-2.6	mA	
Low-level output current, IOL			12			24	mA	
Operating free-air temperature, T _A	-55		125	0		70	°C	

SN54LS465 THRU SN54LS468, SN74LS465 THRU SN74LS468 OCTAL BUFFERS WITH 3-STATE OUTPUTS

SDLS179 - JANUARY 1981 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE		TEST CONDITION		SN54LS	,	SN74LS'			UNIT		
1 Aname Lett			1EST CONDITIO	MIN	TYP‡	MAX	MIN	TYP#	MAX			
VIH	High-level input vo	oltage			2			2			٧	
VIL	Low-level input vo	oltage					0.7			8.0	V	
VIK	Input clamp volta	ge	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V		
VOH High-level output voltage		VCC = MIN, VIH = 2 V,	I _{OH} = -1 mA	2.4	3.3					· ·		
VOH	riign-ievei output	vortage	VIL = VIL max	IOH = -2.6 mA	2.			2.4	3.1		\ \	
		VCC = MIN, VIH = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	V		
VOL	VOL Low-level output voltage		AIF = AIF wax	1 _{OL} = 24 mA					0.35	0.5	\ \ \	
lozu	Off-state output c	urrent,	V _{CC} = MAX, V _{IH} = 2 V,	VIL = VIL max,						20		
lozh	high-level voltage	applied	V _O ≈ 2.7 V	1		20			20	μА		
low	Off-state output c	urrent,	VCC = MAX, VIH = 2 V,	Ţ		-20			-20			
IOZL	OZL low-level voltage applied		V _O = 0.4 V			-20			-20	μА		
11	Input current at maximum		V _{CC} = MAX, V _I = 7 V			0.1			0.1	mA		
'1	input voltage		VCC - MAX, VI - 7 V				0.1			0.1	1111/	
ΊΗ	High-level input co	urrent	$V_{CC} = MAX, V_1 = 2.7 V$			20			20	μΑ		
IIL	Low-level input co	urrent	$V_{CC} = MAX, V_1 = 0.4 V$				-0.2			-0.2	mA	
los	Short-circuit outp	ut current§	$V_{CC} = MAX, V_O = 0 V$		-30		-130	-30		-130	mA	
		'LS465,		Outputs low		19	32		19	32		
		'LS467		Outputs high		13	22		13	22		
loo	Supply current	L3407	V _{CC} = MAX	Output Hi-Z		22	37		22	37	^	
'cc	Supply cultent	'LS466.	ACC - MVV	Outputs low		14	23		14	23	mA	
		'LS468		Outputs high		6	10		6	10		
		L3400		Outputs Hi-Z		17	28		17	28]	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C, see note 2

PARAMETER	FROM	то	TEST CONDITIONS	'LS	465, 'LS	467	'LS466, 'LS468			
	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH	Ai	Yi			9	15		7	12	ns
[†] PHL	Ai	Yi	P. = 667.0 C. = 45.05		12	18		9	15	ns
^t PZH	Ğ↓	Υ	$R_L = 667 \Omega$, $C_L = 45 pF$		25	40		25	40	ns
^t PZL	Ğ↓	Y			29	45		29	45	ns
^t PHZ	Ğ↑	Y	$R_1 = 667 \Omega$, $C_1 = 5 pF$		25	40		25	40	ns
^t PLZ	Ğ↑	Y	1 11 - 007 12, C[- 5 pr		30	45		30	45	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS466DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74LS466DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74LS466N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

17-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

