| ANALOG
| DEVICES 2200 MHz to 2700 MHz, Dual-Balanced Mixer, LO Buffer, IF Amplifier, and RF Balun

FEATURES

RF frequency range of 2200 MHz to 2700 MHz IF frequency range of 30 MHz to 450 MHz Power conversion gain: 8.6 dB SSB noise figure of 10.6 dB Input IP3 of 26.1 dBm Input P1dB of 10.6 dBm Typical LO power of 0 dBm Single-ended, 50 Ω RF and LO input ports High isolation SPDT LO input switch Single-supply operation: 3.3 V to 5 V Exposed paddle, 6 mm × 6 mm, 36-lead LFCSP 1500 V HBM/500 V FICDM ESD performance

APPLICATIONS

Rev. 0

Cellular base station receivers Transmit observation receivers Radio link downconverters

GENERAL DESCRIPTION

The ADL5354 uses a highly linear, doubly balanced, passive mixer core along with integrated RF and local oscillator (LO) balancing circuitry to allow single-ended operation. The ADL5354 incorporates the RF baluns, allowing for optimal performance over a 2200 MHz to 2700 MHz RF input frequency range. The balanced passive mixer arrangement provides good LO-to-RF leakage, typically better than −37 dBm, and excellent intermodulation performance. The balanced mixer core also provides extremely high input linearity, allowing the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in the degradation of dynamic performance. A high linearity IF buffer amplifier follows the passive mixer core to yield a typical power conversion gain of 8 dB and can be used with a wide range of output impedances.

The ADL5354 provides two switched LO paths that can be used in time division duplex (TDD) applications where it is desirable to ping-pong between two local oscillators. LO current can be externally set using a resistor to minimize dc current

ADL5354

commensurate with the desired level of performance. For low voltage applications, the ADL5354 is capable of operation at voltages as low as 3.3 V with substantially reduced current. For low voltage operation, an additional logic pin is provided to power down $(~300 \mu A)$ the circuit when desired.

The ADL5354 is fabricated using a BiCMOS high performance IC process. The device is available in a 6 mm \times 6 mm, 36-lead LFCSP and operates over a −40°C to +85°C temperature range. An evaluation board is also available.

Table 1. Passive Mixers

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

2/11-Revision 0: Initial Version

SPECIFICATIONS

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 k Ω , R2 = R5 = 1 kΩ, Z₀ = 50 Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

¹ Apply supply voltage from external circuit through choke inductors.
² PWDN function is intended for use with V_s ≤ 3.6 V only.

5 V PERFORMANCE

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 kΩ, R2 = R5 = 1 kΩ, VGS0 = VGS1 = VGS2 = 0 V, and Z_0 = 50 Ω , unless otherwise noted.

3.3 V PERFORMANCE

 $V_S = 3.3$ V, $I_S = 200$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, R9 = 226 Ω , R14 = 604 Ω , VGS0 = VGS1 = 0 V, and $Z_o = 50 Ω$, unless otherwise noted.

Table 4.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

5 V PERFORMANCE

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 k Ω , R2 = R5 = 1 k Ω , $Z₀ = 50 \Omega$, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 kΩ, R2 = R5 = 1 kΩ, $Z₀ = 50 Ω$, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 k Ω , $R2 = R5 = 1$ kΩ, $Z_0 = 50$ Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 kΩ, R2 = R5 = 1 kΩ, $Z₀ = 50 Ω$, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 kΩ, R2 = R5 = 1 kΩ, $Z₀ = 50 Ω$, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25^{\circ}C$, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 k Ω , $R2 = R5 = 1$ k Ω , $Z_0 = 50 \Omega$, $VGS0 = VGS1 = VGS2 = 0$ V, unless otherwise noted.

 $V_S = 5 V_S$ Is = 350 mA, $T_A = 25^{\circ}C$, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, RF power = -10 dBm, R1 = R4 = 1.3 k Ω , R2 = R5 = 1 k Ω , $Z₀ = 50 \Omega$, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted.

Figure 39. Power Conversion Gain and SSB Noise Figure vs. RF Frequency for Various VGS Settings

Figure 40. Input P1dB and Input IP3 vs. RF Frequency for Various VGS Settings

Figure 41. Power Conversion Gain, SSB Noise Figure, and Input IP3 vs. LO Bias Resistor Value

Figure 42. LO and IF Supply Current vs. IF and LO Bias Resistor Value

Figure 43. Power Conversion Gain, SSB Noise Figure, and Input IP3 vs. IF Bias Resistor Value

Figure 44. IF Channel-to-Channel Isolation vs. RF Frequency

3.3 V PERFORMANCE

 $V_S = 3.3$ V, $I_S = 200$ mA, $T_A = 25$ °C, $f_{RF} = 2535$ MHz, $f_{LO} = 2332$ MHz, LO power = 0 dBm, R9 = 226 Ω , R14 = 604 Ω , VGS0 = VGS1 = 0 V, and $Z_0 = 50 \Omega$, unless otherwise noted.

SPUR TABLES

All spur tables are (N \times f_{RF}) – (M \times f₁₀) and were measured using the standard evaluation board. Mixer spurious products are measured in dBc from the IF output power level. Data was measured only for frequencies less than 6 GHz. Typical noise floor of the measurement $system = -100$ dBm.

5 V PERFORMANCE

 $V_S = 5$ V, $I_S = 350$ mA, $T_A = 25^{\circ}C$, $f_{RF} = 2500$ MHz, $f_{LO} = 2297$ MHz, LO power = 0 dBm, RF power = -10 dBm, VGS0 = VGS1 = VGS2 = 0 V, and Z_0 = 50 Ω , unless otherwise noted.

3.3 V PERFORMANCE

 $V_s = 3.3$ V, I_s = 200 mA, T_A = 25°C, f_{RF} = 2500 MHz, f_{LO} = 2297 MHz, LO power = 0 dBm, RF power = −10 dBm, R1 = R4 = 1.2 kΩ, R2 = R5 = 400 Ω , VGS0 = VGS1 = VG2 = 0 V, and Z₀ = 50 Ω , unless otherwise noted.

CIRCUIT DESCRIPTION

The ADL5354 consists of two primary components: the radio frequency (RF) subsystem and the local oscillator (LO) subsystem. The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

The RF subsystem consists of integrated, low loss RF baluns, passive MOSFET mixers, sum termination networks, and IF amplifiers. The LO subsystem consists of an SPDT-terminated FET switch and two multistage limiting LO amplifiers. The purpose of the LO subsystem is to provide a large, fixed amplitude, balanced signal to drive the mixer independent of the level of the LO input. A block diagram of the device is shown in [Figure 51](#page-15-1).

RF SUBSYSTEM

The single-ended, 50 Ω RF input is internally transformed to a balanced signal using a low loss (<1 dB) unbalanced-to-balanced (balun) transformer. This transformer is made possible by an extremely low loss metal stack, which provides both excellent balance and dc isolation for the RF port. Although the port can be dc connected, it is recommended that a blocking capacitor be used to avoid running excessive dc current through the part. The RF balun can easily support an RF input frequency range of 2200 MHz to 2700 MHz.

The resulting balanced RF signal is applied to a passive mixer that commutates the RF input with the output of the LO subsystem. The passive mixer is essentially a balanced, low loss switch that adds minimal noise to the frequency translation. The only noise contribution from the mixer is due to the resistive loss of the switches, which is in the order of a few ohms.

Because the mixer is inherently broadband and bidirectional, it is necessary to properly terminate all the idler $(M \times N \text{ product})$ frequencies generated by the mixing process. Terminating the mixer avoids the generation of unwanted intermodulation products and reduces the level of unwanted signals at the input of the IF amplifier, where high peak signal levels can compromise the compression and intermodulation performance of the system. This termination is accomplished by the addition of a sum network between the IF amplifier and the mixer and in the feedback elements in the IF amplifier.

The IF amplifier is a balanced feedback design that simultaneously provides the desired gain, noise figure, and input impedance that is required to achieve the overall performance. The balanced opencollector output of the IF amplifier, with impedance modified by the feedback within the amplifier, permits the output to be connected directly to a high impedance filter, differential amplifier, or an analog-to-digital input while providing optimum second-order intermodulation suppression. The differential output impedance of the IF amplifier is approximately 200 Ω. If operation in a 50 $Ω$ system is desired, the output can be transformed to 50 Ω by using a 4:1 transformer.

The intermodulation performance of the design is generally limited by the IF amplifier. The IP3 performance can be optimized by adjusting the IF current with an external resistor. Additionally, dc current can be saved by increasing either or both resistors. It is permissible to reduce the dc supply voltage to as low as 3.3 V, further reducing the dissipated power of the part. (No performance enhancement is obtained by reducing the value of these resistors, and excessive dc power dissipation may result.)

LO SUBSYSTEM

The ADL5354 has two LO inputs permitting multiple synthesizers to be rapidly switched with extremely short switching times (<40 ns) for frequency agile applications. The two inputs are applied to a high isolation SPDT switch that provides a constant input impedance, regardless of whether the port is selected, to avoid pulling the LO sources. This multiple section switch also ensures high isolation to the off input, minimizing any leakage from the unwanted LO input that may result in undesired IF responses.

The single-ended LO input is converted to a fixed amplitude differential signal using a multistage, limiting LO amplifier. This results in consistent performance over a range of LO input power. Optimum performance is achieved from −6 dBm to +10 dBm, but the circuit continues to function at considerably lower levels of LO input power.

The performance of this amplifier is critical in achieving a high intercept passive mixer without degrading the noise floor of the system. This is a critical requirement in an interferer rich environment, such as cellular infrastructure, where blocking interferers can limit mixer performance. The bandwidth of the intermodulation performance is somewhat influenced by the current in the LO amplifier chain. For dc current sensitive applications, it is permissible to reduce the current in the LO amplifier by raising the value of the external bias control resistor. For dc current critical applications, the LO chain can operate with a supply voltage as low as 3.3 V, resulting in substantial dc power savings.

In addition, when operating with supply voltages below 3.6 V, the ADL5354 has a power-down mode that permits the dc current to drop to \sim 300 μ A.

The logic inputs are designed to work with any logic family that provides a Logic 0 input level of less than 0.4 V and a Logic 1 input level that exceeds 1.4 V. All logic inputs are high impedance up to Logic 1 levels of 3.3 V. At levels exceeding 3.3 V, protection circuitry permits operation up to 5.5 V, although a small bias current is drawn.

All pins, including the RF pins, are ESD protected and have been tested to a level of 1500 V HBM and 500 V FICDM.

APPLICATIONS INFORMATION

BASIC CONNECTIONS

The ADL5354 mixer is designed to downconvert radio frequencies (RF) primarily between 2200 MHz and 2700 MHz to lower intermediate frequencies (IF) between 30 MHz and 450 MHz. [Figure 52](#page-18-0) depicts the basic connections of the mixer. It is recommended to ac couple the RF and LO input ports to prevent nonzero dc voltages from damaging the RF balun or LO input circuit. The RFIN matching network consists of a series 1.5 pF capacitor and a shunt 4.3 nH inductor to provide the optimized RF input return loss for the desired frequency band.

IF PORT

The mixer differential IF interface requires pull-up choke inductors to bias the open-collector outputs and to set the output match. The shunting impedance of the choke inductors used to couple dc current into the IF amplifier should be selected to provide the desired output return loss.

The real part of the output impedance is approximately 200 Ω , which matches many commonly used SAW filters without the

need for a transformer. This results in a voltage conversion gain that is approximately 6 dB higher than the power conversion gain, as shown in [Table 3](#page-3-1). When a 50 Ω output impedance is needed, use a 4:1 impedance transformer, as shown in [Figure 52.](#page-18-0)

BIAS RESISTOR SELECTION

The IF bias resistors (R1 and R4) and LO bias resistors (R2 and R5) are used to adjust the bias current of the integrated amplifiers at the IF and LO terminals. It is necessary to have a sufficient amount of current to bias both the internal IF and LO amplifiers to optimize dc current vs. optimum IIP3 performance.

MIXER VGS CONTROL DAC

The ADL5354 features three logic control pins, VGS0 (Pin 24), VGS1 (Pin 25), and VGS2 (Pin26), that allow programmability for internal gate-to-source voltages for optimizing mixer performance over desired frequency bands. The evaluation board defaults VGS0, VGS1, and VGS2 to ground.

Figure 52. Typical Application Circuit

09118-153

EVALUATION BOARD

An evaluation board is available for the family of double balanced mixers. The standard evaluation board schematic is shown in [Figure 53](#page-19-1). The evaluation board is fabricated using Rogers®

RO3003 material. [Table 7](#page-20-0) describes the various configuration options of the evaluation board. Evaluation board layout is shown in [Figure 54](#page-20-1) and [Figure 55](#page-20-1).

Figure 53. Evaluation Board Schematic

09118-154

Figure 54. Evaluation Board Top Layer

Figure 55. Evaluation Board Bottom Layer

OUTLINE DIMENSIONS

Figure 56. 36-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 6 mm × 6 mm Body, Very Thin Quad (CP-36-1) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09118-0-2/11(0)

www.analog.com

Rev. 0 | Page 24 of 24