## DATA SHEET

## **GENERAL DESCRIPTION**

The 843001 is a Fibre Channel Clock Generator and a member of the family of high performance devices from IDT. The 843001 uses either a 26.5625MHz or a 23.4375 crystal to synthesize 106.25MHz, 187.5MHz or 212.5MHz, using the FREQ\_SEL pin. The 843001 has excellent <1ps phase jitter performance, over the 637kHz – 10MHz integration range. The 843001 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

### **F**EATURES

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 23.4375MHz or 26.5625MHz, 18pF parallel resonant crystal
- Selectable 106.25MHz, 187.5MHz or 212.5MHz output frequency
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 106.255MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.74ps (typical)
- RMS phase noise at 106.25MHz

Phase noise:


Offset	Noise Power
100Hz	95.2 dBc/Hz
1KHz	118.7 dBc/Hz
10KHz	129.1 dBc/Hz
100KHz	129.6 dBc/Hz

- 3.3V operating supply
- -30°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


### FUNCTION TABLE

Inputs	<u>,</u>			
Crystal Frequency	FREQ_SEL	Output Frequencies		
26.5625MHz	0	106.25MHz (Default)		
26.5625MHz	1	212.5MHz		
23.4375MHz	1	187.5MHz		

## BLOCK DIAGRAM



# **PIN ASSIGNMENT**



### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V	Power		Analog supply pin.
2	V	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Core supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
	Input Pulldown Resistor			51		kΩ

# RENESAS

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{cc}$	4.6V
Inputs, V	-0.5V to $V_{cc}$ + 0.5V
Outputs, I Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	101.7°C/W (0 mps)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### TABLE 3A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ , TA = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		3.135	3.3	3.465	V
	Analog Supply Current	included in I			12	mA
I	Power Supply Current				93	mA

### Table 3B. LVCMOS/LVTTL DC Characteristics, V $_{_{\rm CC}}$ = 3.3V $\pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
I	Input High Current	FREQ_SEL	$V_{\rm cc} = V_{\rm in} = 3.465V$			150	μA
<b>I</b>	Input Low Current	FREQ_SEL	$V_{cc} = 3.465V, V_{IN} = 0V$	-5			μA

### TABLE 3C. LVPECL DC Characteristics, V $_{\rm cc}$ = 3.3V $\pm$ 5%, TA = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>oh</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{\rm cc}$  - 2V.


### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fi	undamenta	I	
Frequency		23.4375		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
£		FREQ_SEL = 1	186.67		226.66	MHz
OUT	Output Frequency	FREQ_SEL = 0	93.33		113.33	MHz
		212.5MHz, (637KHz to 10MHz)		0.67		ps
tjit(Ø)	RMS Phase Jitter, (Random);	187.5MHz, (1.875MHz to 20MHz)		0.52		ps
		106.25MHz, (637KHz to 10MHz)		0.74		ps
$t_{B}/t_{F}$	Output Rise/Fall Time	20% to 80%	300		600	ps
odc		FSEL = 0	48		52	%
louc	Output Duty Cycle	FSEL = 1	45		55	%


# Table 5. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

NOTE 1: Please refer to Phase Noise Plot.






# RENESAS



# **PARAMETER MEASUREMENT INFORMATION**



## **APPLICATION** INFORMATION

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843001 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{cc}$  and  $V_{ccA}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 $\Omega$  resistor along with a 10 $\mu$ F and a .01 $\mu$ F bypass capacitor should be connected to each  $V_{ccA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

### **CRYSTAL INPUT INTERFACE**

The 843001 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

### LAYOUT GUIDELINE

*Figure 3A* shows a schematic example of the 843001. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF parallel resonant crystal

is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. The C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 3A. 843001 SCHEMATIC EXAMPLE

### PC BOARD LAYOUT EXAMPLE

*Figure 3B* shows an example of 843001 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in the *Table* 




FIGURE 3B. 843001 PC BOARD LAYOUT EXAMPLE

6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

TABLE	6.	FOOTPRINT TABLE
-------	----	-----------------

Reference	Size
C1, C2	0402
C3	
C4, C5	
R2	

NOTE: Table 6, lists component sizes shown in this layout example.

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 843001. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843001 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC,MAX</sub> \* I<sub>EE,MAX</sub> = 3.465V \* 93mA = 322.2mW
- Power (outputs) = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 322.2mW + 30mW = 352.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_A$ 

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of  $85^{\circ}$ C with all outputs switching is:  $85^{\circ}$ C + 0.352W \* 90.5°C/W = 116.9°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 7. THERMAL RESISTANCE $\theta_{\text{JA}}$ for 8-pin TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 101.7°C/W	<b>1</b> 90.5°C/W	<b>2.5</b> 89.8°C/W		

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 4*.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>cc</sub> - 2V.

• For logic high,  $V_{\text{out}} = V_{\text{oh}_{\text{MAX}}} = V_{\text{cc}_{\text{MAX}}} - 0.9V$ 

 $(V_{\text{CCO}_{\text{MAX}}} - V_{\text{OH}_{\text{MAX}}}) = 0.9V$ 

• For logic low,  $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$ 

$$(V_{\text{CCO}_{\text{MAX}}} - V_{\text{OL}_{\text{MAX}}}) = 1.7V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{-}H = [(V_{\text{OH}_{MAX}} - (V_{\text{CC}_{MAX}} - 2V))/R_{\perp}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}))/R_{\perp}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8 \text{mW}$ 

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cc_{MAX}} - 2V))/R_{L}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cc_{MAX}} - V_{ol_{MAX}}))/R_{L}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 30mW$ 

# **R**ELIABILITY INFORMATION

# TABLE 8. $\boldsymbol{\theta}_{_{JA}}\text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ <sub>JA</sub> by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 101.7°C/W	<b>1</b> 90.5°C/W	<b>2.5</b> 89.8°C/W		

TRANSISTOR COUNT

The transistor count for 843001 is: 1702



PACKAGE OUTLINE - G SUFFIX 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	8		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



### TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843001AGLF	001AL	8 Lead "Lead-Free" TSSOP	Tube	-30°C to 85°C
843001AGLFT	001AL	8 Lead "Lead-Free" TSSOP	2500 Tape & Reel	-30°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
A		1	Corrected block diagram.	6/1/04	
В	T3A	3	Power Supply DC Characteristics Table- added ICCA spec.	8/23/04	
В	T10	14	Ordering Information Table - corrected count from 154 to 100 per tube.	10/13/04	
В	T10	1 14	Added Lead-Free bullet in Features section. Ordering Information Table - added "Lead-Free" part.	12/14/04	
В	T10	14	Ordering Information Table - corrected Part/Order Number & Marking from "AG" to "BG".	12/04/06	
В	T10	14	Ordering Information Table - changed Part/Order Number & Marking back to "AG" from "BG".	12/06/06	
В	T10	14	Ordering Information - removed leaded devices. Updated data sheet format.	11/16/15	



### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>