

DFT Based Fingerprint Authentication LSI

GENERAL DESCRIPTION

The ML67Q5260 is a single chip LSI that executes fingerprint authentication without external memory by using the embedded fingerprint authentication accelerator. This fingerprint authentication accelerator uses DFT(Discrete Fourier Transform) based algorithm licensed from Precise Biometrics, and supports AuthenTec's slide sensors and certain touch sensors from several sensor manufacturers. Besides the ML67Q5260 has the secure circuit to protect enrolled fingerprint data from unauthorized access. Thus this LSI helps customers quickly design new products that offer convenient security as far as high performance fingerprint authentication, low cost, small size and high level of security.

FEATURES

- Fingerprint authentication
 - DFT (Discrete Fourier Transform) based algorithm licensed from Precise Biometrics

This DFT based algorithm achieves a lower FTE (False To Enrollment rate) and a higher authentication accuracy especially when a slide sensor is used, as compared to the minutiae algorithm.

- Easy-to-use

The fingerprint authentication is performed by the fingerprint authentication accelerator, which does not ask customers for so complicated control.

- No external memory

Customer's application program and up to 45 fingerprint data can be stored in the embedded Flash memory on the ML67Q5260. No external memory is required, when a slide sensor is used.

- High-speed authentication, besides low power consumption

The highly optimized fingerprint authentication accelerator achieves high-speed authentication using a low speed clock.

- Authentication : < 0.8 seconds (1:1 authentication)
 - < 1.8 seconds (1:45 authentication)
- Enrollment : < 2 seconds/finger
- Applicable fingerprint sensor

Slide sensor : AuthenTec AES1751 (128×8 pixels)

- CPU
- 32-bit RISC CPU (ARM7TDMI-S)
- Little endian format
- Instruction system: A high-density 32-bit instruction and a 16-bit instruction of high-object efficiency, which is the subset of the 32-bit instruction, can be executed in mixed mode.
- General-purpose register: 32 bits x 31 registers
- Built-in barrel shifter (ALU and barrel shift operation can be executed by one instruction)
- Built-in debugging function (JTAG interface) The JTAG interface pin is shared with GPIO.

• Built-in Memories

- 16 Kbyte working RAM for CPU
- 128 Kbyte Flash ROM for application program and fingerprint template data, whose erase/rewrite times are maximum 10,000
- 8 Kbyte Mask ROM for update of program in the Built-in Flash ROM
- Interrupt control
 - 1 FIQ resource
 - External : 1
 - 20 IRQ resources
 - External : 3, Internal : 17
 - 7 priority levels for each source



• DMA controller (DMAC)

- 2 channels
- Enable to allocate multiple DMA transfer request sources for each channel.
- Channel priority: fixed mode/round robin mode
- DMA transfer mode: cycle steal mode/burst mode
- DMA request type: software requests/hardware requests
- Maximum transfer count : 65,536
- Data transfer size: 8 bits/16 bits/32 bits
- Transfer request source: CPU, SPI, Synchronous SIO, Smartcard IF

• GPIO

- 13 bits \times 1 channel, 12 bits \times 1 channel
- Enable to setting input mode or output mode for each bit
- Enable to setting as interruption source for each bit
- Interruption mode: level/edge and positive logic/negative logic
- Timer
 - 16-bit auto reload timer × 4 channel
- Watch dog timer (WDT)
 - 16-bit timer
- 8.389 seconds max. (when CPU operating frequency is 32 MHz)
- Enables generation of interrupt or reset by setting
- SIO (UART)
 - Full-duplex asynchronous mode
 - Built-in baud rate generator
- SPI
 - 2 channels of full-duplex serial peripheral interfaces
 - Operating mode: master mode/slave mode
 - Data transfer size: 8 bits (byte) / 16 bits (word)
 - Built-in 16-byte/16-word FIFO on the transmission side and the reception side
 - Supports DMA transfer (master/slave mode)
- Synchronous SIO (SSIO)
 - clock synchronous serial port × 1 channel
 - Data transfer size : 8 bits (byte)
 - Selectable clock polarity
 - Selectable LSB first or MSB first
 - Operation mode: master mode/slave mode
 - Supports DMAC transfer (in master mode only)
- Smart Card interface (Smartcard IF)
 - ISO UART \times 1 channel
 - Built-in 16-byte FIFO
- Built-in parity error counter in receive mode and transmit mode at automatic retransmission
- Supports asynchronous protocol of T = 0 and T = 1 according to ISO7816 and EMV
- Built-in error detection code generation and error detection functions by hardware
- Supports DMA transfer
- USB2.0 full-speed device
- Compliant with Universal Serial Bus (USB) 2.0
- Full speed (12 Mbps) \times 1 port.
- End points: 5 or 6
- Supports all data transfer types (control transfer, bulk transfer, interrupt transfer, isochronous transfer).
- Built-in SOP generation and CRC5/16 generation functions
- Access size to data transfer FIFOs: 8 bits/16 bits/32 bits

- Random number generator (RANDOM) - Generates 8-bit random numbers
- Clock
 - Input clock: 12 MHz (oscillator connected)
- System clock (CPU operating clock): 32 MHz
 - System clock is generated by PLL using 12MHz clock.
- Output clock: 6/12 MHz for fingerprint sensor
- Power management
 - Power saving mode
 - •Individual module clock stop mode:
 - Clock operation/stop can be set for each functional block.
 - •HALT mode:
 - Only CPU clock is stopped.
 - •STOP mode:
 - All clocks are stopped, and start /stop of internal PLL and oscillator circuit are selectable.
- Package
 - 63-pin WCSP Package (S-UFLGA63-4.03x4.01-0.50-W)

BLOCK DIAGRAM




Figure 1 Block Diagram

PIN LAYOUT

TESTF	PB01 (SIMVCTL0)	PB03 (SIMVCMD)	PB04 (SIMDATA)	PB06 (SIMCLK)	NTRST	VDDCORE	BSEL1	8
PA08 (SSIOTX)	PB00 (SIMDET)	VDDIO	VDDCORE	PR0	тро тск		VDDIO	7
PA09 (SSIORX)	PA10 (SSIOCLK)	GNDIO	GNDCORE	GNDCORE	DCORE TDI		GNDIO	6
AFSEL	PUCTL		PB02 (SIMVCTL1)	PB05 (SIMRST)	TMS	PA12 (SIORX)	GNDCORE	5
PB11 (CLKOUT)	GNDCORE	DP	PB08 (EXINT0)	XI	PA07 (SPI1SCK)	PA11 (SIOTX)	VDDCORE	4
VDDCORE	DM	PB09 (EXINT1)	RESETN	хо	PA00 (SPI0MOSI)	PA04 (SPI1MOSI)	PA02 (SPI0SSN)	3
VDDUSB	PB10 (VBUS)	VDDPLL	VDDIO	PA05 (SPI1MISO)	PA03 (SPI0SCK)	VDDIO	PA01 (SPI0MISO)	2
GNDUSB	PB07 (FIQ)	GNDPLL	PA06 (SPI1SSN)	TESTE	GNDIO	VDDCORE	GNDCORE	1
Н	G	F	E	D	С	В	А	-

S-UFLGA61-4.03x4.01-0.50-W (Bottom View)

ML67Q5260

PIN LIST

D4 XI I - Oscillation Pin -		0 0 0 - Initial direction	エ · · · 」
L L L L L L L L D4 XI I - Oscillation Pin -	- - - - -	 	- - - L - -
D3 XO O - Oscillation Pin -	- - - - - - - - - - - - - - - - - -	0 1 0 1 1	
E3 RESETN I N System Reset - - - - S PU - D7 PR0 I P Built-in ROM Port0 (*2) - - - - PU - B6 RTCK O - JTAG Return Clock - - - 4mA B7 TCK I - JTAG Test Clock - - - 4mA B7 TCK I - JTAG Test Node State - - - PU - C6 TDI I - JTAG Test Data Out - - - - 4mA C8 NTRST I N JTAG Test Reset - - - - 4mA C8 PA12 I/O General Purpose Port A11 O SIO Transmit Data - 4mA B4 PA11 I/O General Purpose Port A10 I/O SSIO Communication Clock - <td>- - - - - - - - - - - - - - - - - - -</td> <td> </td> <td></td>	- - - - - - - - - - - - - - - - - - -	 	
D7 PR0 I P Built-in ROM Port0 (*2) - - - - PU - B6 RTCK O - JTAG Return Clock - - - 4mA B7 TCK I - JTAG Test Clock - - - PU - C5 TMS I P JTAG Test Mode State - - - PU - C6 TDI I - JTAG Test Data In - - - PU - C6 TDI I - JTAG Test Data Out - - - PU - C6 TDI N JTAG Test Reset - - - - 4mA C8 NTRST I N JTAG Test Reset - - SIO Transmit Data - 4mA B4 PA101 I/O General Purpose Port A10 I/O SIO Transmit Data - 4mA	- - - - - - - - - - - - -	 0 	
B6 RTCK O - JTAG Return Clock - - - 4mA B7 TCK I - JTAG Test Clock - - - PU - C5 TMS I P JTAG Test Mode State - - - PU - C6 TDI I - JTAG Test Data In - - - PU - C7 TDO O - JTAG Test Data Out - - - 4mA C8 NTRST I N JTAG Test Reset - - - 4mA B4 PA12 I/O - General Purpose Port A12 I - SIO Receive Data - - 4mA B4 PA11 I/O - General Purpose Port A10 I/O - SIO Communication Clock - 4mA B6 PA09 I/O - General Purpose Port A3 I - S	- - - - - - - - - - -	 	
B7 TCK I - JTAG Test Clock - - - - PU - C5 TMS I P JTAG Test Mode State - - - PU - C6 TDI I - JTAG Test Data In - - - PU - C7 TDO O - JTAG Test Data Out - - - - 4mA C8 NTRST I N JTAG Test Reset - - - - 4mA B4 PA12 I/O - General Purpose Port A11 O SIO Transmit Data - - 4mA B4 PA11 I/O - General Purpose Port A10 I/O SSIO Communication Clock - 4mA B6 PA09 I/O - General Purpose Port A8 O - SSIO Communication Clock - 4mA H6 PA09 I/O - General P	- - - - - - - - - - -	 	
C5 TMS I P JTAG Test Mode State - - - - PU - C6 TDI I - JTAG Test Data In - - - PU - C7 TDO O - JTAG Test Data Out - - - - 4mA C8 NTRST I N JTAG Test Reset - - - - 4mA C8 NTRST I N JTAG Test Reset - - - - 4mA B4 PA12 I/O - General Purpose Port A12 I - SIO Receive Data - - 4mA G6 PA10 I/O - General Purpose Port A10 I/O - SSIO Communication Clock - 4mA H6 PA09 I/O - General Purpose Port A8 O - SSIO Transmit Data - - 4mA C4 PA07	- - - - - - - -	 	-
C6 TDI I - JTAG Test Data In - - - - PU - C7 TDO O - JTAG Test Data Out - - - 4mA C8 NTRST I N JTAG Test Reset - - - PU - B5 PA12 I/O - General Purpose Port A12 I - SIO Receive Data - - 4mA B4 PA11 I/O - General Purpose Port A11 O - SIO Transmit Data - - 4mA G6 PA10 I/O - General Purpose Port A10 I/O - SIO Communication Clock - 4mA H6 PA09 I/O - General Purpose Port A8 O - SSIO Receive Data - - 4mA H7 PA08 I/O - General Purpose Port A8 O - SSIO Transmit Data - - 4mA	- - - - - - - -	I	-
C7 TDO O - JTAG Test Data Out - - - - 4mA C8 NTRST I N JTAG Test Reset - - - - PU - B5 PA12 I/O - General Purpose Port A12 I - SIO Receive Data - - 4mA B4 PA11 I/O - General Purpose Port A11 O - SIO Transmit Data - - 4mA G6 PA10 I/O - General Purpose Port A10 I/O - SIO Transmit Data - - 4mA G6 PA09 I/O - General Purpose Port A9 I - SSIO Communication Clock - - 4mA H6 PA09 I/O - General Purpose Port A9 I - SSIO Receive Data - - 4mA C4 PA07 I/O - General Purpose Port A7 I/O - SPI Clock for CH1 - - 4mA D2 PA06 I/O	- - - - - -	 0 	- H
C8NTRSTINJTAG Test ResetPU-B5PA12I/O-General Purpose Port A12I-SIO Receive Data-4mAB4PA11I/O-General Purpose Port A11O-SIO Transmit Data4mAG6PA10I/O-General Purpose Port A10I/O-SSIO Communication Clock4mAH6PA09I/O-General Purpose Port A9I-SSIO Receive Data4mAH7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH14mAB3PA04I/O-General Purpose Port A3I/O-SPI Data for CH14mAA3PA02I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A3I/O-SPI Data for CH04mAA2PA01I/O <td></td> <td>0</td> <td>Н</td>		0	Н
B5PA12I/O-General Purpose Port A12I-SIO Receive Data4mAB4PA11I/O-General Purpose Port A11O-SIO Transmit Data4mAG6PA10I/O-General Purpose Port A10I/O-SSIO Communication Clock4mAH6PA09I/O-General Purpose Port A9I-SSIO Receive Data4mAH7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH14mAB3PA04I/O-General Purpose Port A3I/O-SPI Data for CH14mAA3PA02I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA2PA01I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH04mA	- - - -		
B4PA11I/O-General Purpose Port A11O-SIO Transmit Data4mAG6PA10I/O-General Purpose Port A10I/O-SSIO Communication Clock4mAH6PA09I/O-General Purpose Port A9I-SSIO Receive Data4mAH7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A3I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	- - -	I	-
G6PA10I/O-General Purpose Port A10I/O-SSIO Communication Clock4mAH6PA09I/O-General Purpose Port A9I-SSIO Receive Data4mAH7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A3I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAA3PA02I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	- - -		-
H6PA09I/O-General Purpose Port A9I-SSIO Receive Data4mAH7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A3I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Clock for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	-	Ι	-
H7PA08I/O-General Purpose Port A8O-SSIO Transmit Data4mAC4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A4I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	-	Ι	-
C4PA07I/O-General Purpose Port A7I/O-SPI Clock for CH14mAE1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A4I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA		Ι	-
E1PA06I/O-General Purpose Port A6INSPI Slave Select for CH14mAD2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A4I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Data for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	-	Ι	-
D2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A4I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	-	Ι	-
D2PA05I/O-General Purpose Port A5I/O-SPI Data for CH1 (Master Receive / Slave Transmit)4mAB3PA04I/O-General Purpose Port A4I/O-SPI Data for CH1 (Master Transmit / Slave Receive)4mAC2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH0 (Master Receive / Slave Transmit)4mA	-	Ι	-
B3 PA04 I/O - General Purpose Port A4 I/O - SPI Data for CH1 (Master Transmit / Slave Receive) - - 4mA C2 PA03 I/O - General Purpose Port A3 I/O - SPI Data for CH1 (Master Transmit / Slave Receive) - - 4mA A3 PA02 I/O - General Purpose Port A2 I N SPI Slave Select for CH0 - - 4mA A2 PA01 I/O - General Purpose Port A1 I/O - SPI Data for CH0 (Master Receive / Slave Transmit) - - 4mA			
B3 PA04 I/O - General Purpose Port A4 I/O - (Master Transmit / Slave Receive) - - 4mA C2 PA03 I/O - General Purpose Port A3 I/O - SPI Clock for CH0 - - 4mA A3 PA02 I/O - General Purpose Port A2 I N SPI Slave Select for CH0 - - 4mA A2 PA01 I/O - General Purpose Port A1 I/O - SPI Data for CH0 (Master Receive / Slave Transmit) - - 4mA	-	I	-
C2PA03I/O-General Purpose Port A3I/O-SPI Clock for CH04mAA3PA02I/O-General Purpose Port A2INSPI Slave Select for CH04mAA2PA01I/O-General Purpose Port A1I/O-SPI Data for CH04mA			
A3 PA02 I/O - General Purpose Port A2 I N SPI Slave Select for CH0 - - 4mA A2 PA01 I/O - General Purpose Port A1 I/O - SPI Data for CH0 (Master Receive / Slave Transmit) - - 4mA	-	I	-
A2 PA01 I/O - General Purpose Port A1 I/O - SPI Data for CH0 (Master Receive / Slave Transmit) - - 4mA	-	Ι	-
A2 PA01 I/O - General Purpose Port A1 I/O - (Master Receive / Slave Transmit) 4mA	-	Ι	-
	-	Ι	-
C3 PA00 I/O - General Purpose Port A0 I/O - SPI Data for CH0 - (Master Transmit / Slave Receive) 4mA	-	1	-
		Ι	
H4 PB11 I/O - General Purpose Port B11 O - Clock Output (for sensor) 4mA	-	1	-
G2 PB10 I/O - General Purpose Port B10 I - VBUS)	Т	I	-
F3 PB09 I/O - General Purpose Port B09 I - External Interrupt Input (for IRQ 28) S - 4mA	-	Ι	-
E4 PB08 I/O - General Purpose Port B08 I - External Interrupt Input (for IRQ 30) S - 4mA	-	Ι	-
G1 PB07 I/O - General Purpose Port B07 I - External Interrupt Input (for FIQ) S - 4mA	-	Ι	-
D8 PB06 I/O - General Purpose Port B06 O - Smartcard IF Clock - - 4mA	-	Ι	-
D5 PB05 I/O - General Purpose Port B05 O N Smartcard IF Reset - - 4mA	-	1	₋↓
E8 PB04 I/O - General Purpose Port B04 I/O - Smartcard IF Serial Data - - 4mA	-	Ι	-
F8 PB03 I/O - General Purpose Port B03 O - Smartcard IF Power Control - - 4mA	-	Ι	-
E5 PB02 I/O - General Purpose Port B02 O - Smartcard IF Voltage Control 1 4mA	-	Ι	-
G8 PB01 I/O - General Purpose Port B01 O - Smartcard IF Voltage Control 0 - - 4mA	-	Ι	-
G7 PB00 I/O - General Purpose Port B00 O - Smartcard IF Card Detection - - 4mA	-	Ι	-
G3 DM A - USB dev D- - <t< td=""><td>-</td><td>1</td><td>-</td></t<>	-	1	-
F4 DP A - USB dev D+ - <t< td=""><td>-</td><td>Ι</td><td>-</td></t<>	-	Ι	-
G5 PUCTL O P USB dev Pull-up Control - - - 4mA	-	0	L
H8 TESTF A - FLASH Test Pin -		А	-
A8 BSEL1 I P Boot Device Select 1 - - - PD -	-	Ι	_]
H5 AFSEL I P JTAG Select (ARM/FLASH) - - - PD -	-	Ι	4
D1 TESTE I P Test Mode Select - - - PD -	-		-

		Description											
	e	Primary function			Secondary function				acity	ant	ction	lue	
Pin No. Pin name		0/1	Q Atime Description Q Atime Description		Schmitt	PU/PD(*1)	Drive capacity	5V Tolerant	Initial direction	Initial value			
B8, E7, H3, A4, B1	VDDCORE	-	_	1.8V Power Supply for CORE	-	_	-	-	-	-	-	-	-
E6, D6, A5, G4, A1	GNDCORE	-	-	Ground for CORE	-	_	-	-	-	-	-	-	-
A7, F7, B2, E2	VDDIO	-	-	3.3V Power Supply for IO	-	_	-	_	-	-	_	-	-
A6, F6, C1	GNDIO	-	-	Ground for IO	-	-	-	-	-	-	-	-	-
F2	VDDPLL	-	-	1.8V Power Supply for PLL	-	-	-	-	-	-	-	-	-
F1	GNDPLL	-	-	Ground for PLL	-	-		-	-	-	-	-	-
H2	VDDUSB	-	-	3.3V Power Supply for USB	-	-		-	-	-	-	-	-
H1	GNDUSB	-	-	Ground for PLL	-	-	-	-	-	-	-	-	-

*1: PU/PD column:

PU: Pulled up with a built-in resistor

PD: Pulled down with a built-in resistor

*2: This pin is used in the Built-in ROM for an update function of the Built-in FlashROM.

For details, see the User's manual for USB firmware update function.

Termination of Pins Not Used

Pin name	Pin termination
DM, DP, PUCTL	Open
PA00-12 PB00-11	Pulled down
TDO, RTCK	Open
TCK, TMS, TDI, NTRST	Pulled up
TESTF	Must be used as open

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Digital power supply voltage CORE (1.8 V)	V _{DD_CORE}		-0.3 to +2.5	
PLL power supply voltage (1.8 V)	V _{DD_PLL}		-0.5 10 +2.5	
Digital power supply voltage I/O (3.3 V)	V _{DD_IO}		-0.3 to +4.6	
USB power supply voltage I/O (3.3 V)	V_{DD_USB}	_	-0.3 10 +4.0	
Input voltage (normal buffer)		—	–0.3 to $V_{\text{DD_IO}}\text{+}0.3$	V
Input voltage (E.) (telerent)	VI	V _{DD_IO} = 3.0 V to 3.6 V	-0.3 to +6.0	
Input voltage (5 V tolerant)		$V_{DD_IO} < 3.0 \text{ V}$	-0.3 to V _{DD_IO} +0.3	
Output voltage	Vo	—	–0.3 to $V_{\text{DD_IO}}\text{+}0.3$	
Input allowable current	l _l	—	-10 to +10	
"H" output allowable current	I _{OH}	—	+10	m۸
"L" output allowable current	I _{OL}	_	-10	mA
Power dissipation	PD	T _a = 85°C	455	mW
Storage temperature	T _{STG}		-50 to 150	°C

GUARANTEED OPERATING RANGES

(GND = 0 V)Parameter Symbol Condition Min. Тур. Max. Unit Digital power supply voltage (CORE) (*1) V_{DD_CORE} 1.62 1.8 1.98 PLL power supply voltage (*1) V_{DD_PLL} 1.62 1.8 1.98 V Digital power supply voltage (I/O) 3.0 3.3 3.6 V_{DD_USB} USB power supply voltage 3.0 3.3 3.6 CPU operating frequency 32 MHz **f**BUSCLK --Ambient temperature -40 25 85 Ta Flash read T_{a_fread} -40 25 85 °C Flash write Ta_fwrite -40 25 85 Flash write count C_{WR} 10,000 cycle _ ___

* 1: Please supply from same power source to both V_{DD_CORE} pins and V_{DD_PLL} pin.

ELECTRICAL CHARACTERISTICS

DC Characteristics

DC characteristics (Core/IO)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
"H" input voltage	"H" input voltage V _{IH}		2.0	_	V _{DD_IO} +0.3		
"L" input voltage	VIL	_	-0.3	_	0.8		
Schmitt trigger input threshold voltage	V _{T+}	_		_	2.0		
(3.3 V)	V _{T-}		0.6	—		v	
Schmitt trigger input threshold voltage	V _{T+}	_	_		2.0	V	
(5 V tolerant)	V _{T-}		0.6		_		
"H" output voltage	V _{OH}	I _{ОН} = <i>—</i> 4 mA	2.4	—	—		
"L" output voltage	Vol	$I_{OL} = 4 \text{ mA}$	_	_	0.4		
		$V_{IH} = V_{DD_IO}$	_		10		
High level input current (*1) High level input current (*2)		pull-down	30	_	140		
	IIH	$V_{IH} = V_{DD_IO}$	—	—	10	μA	
		V _{IH} = 5.5 V	—	_	30		
		$V_{IL} = 0 V$	-10	_	—	· · ·	
Low level input current (*1)	I⊫	pull-up	-140	—	-30		
Low level input current (*2)		$V_{IL} = 0 V$	-10	_	_	1	
	-	$V_{OH} = V_{DD_{IO}}$	_	_	10		
3-state output leakage current	I _{OZH}	pull-down	30	—	140	μA	
e state sulpat leakage saltent		V _{OL} = 0 V	-10	_		μι	
	I _{OZL}	pull-up	-140	_	-30		
	IDDS_CORE	—	—	80	1500		
Supply current (during STOP) (*4)	I _{DDS_IO}	(*3)	—	4	20	μA	
	IDDS_PLL			2	10		
upply ourrant (during operation)	I _{DDO_CORE}	f _{BUSCLK} = 32.0 MHz		50	70		
Supply current (during operation) (*5)		(*3) (*6)		5	10	mA	
(5)	IDDO_PLL		_	1	3		

*1: Pins other than 5 V tolerant pins

*2: 5 V tolerant pins

*3: Input ports: VDD_IO or 0 V

Other ports: No load excluding the current flowing in pull-up/pull-down resistors

*4: LSI supply current when going into LSI stop mode by stopping clock oscillation, PLL operation, and random number generator operation and setting USB power-down mode.

*5: The current supplied to the LSI when fingerprint authentication is executed without USB operation under the conditions that the programs are stored in the built-in Flash ROM and no external memory are connected.

*6: Clock pulse is driven to XI clock input pin.


DC characteristics (USB)

$(V_{DD_{CORE}} = 1.62 \text{ to } 1.98 \text{V}, V_{DD_{USB}} = 3.0 \text{ to } 3.6 \text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$	2)
--	----

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Differential input sensitivity	V _{DI}	Absolute value of the difference between the DP and DM pins	0.2	_	_	v
Differential common mode range	V _{CM}	Includes VDI range	0.8	_	2.5	V
Single end input threshold voltage	V_{SE}		0.8	_	2.0	V
High level output voltage	V _{он}	15K W RL is connected to GND	2.8	_	_	V
Low level output voltage	Vol	1.5K W RL to 3.6 V	_		0.3	V
Hi-Z state input/output leakage current	I _{LO}	0 V < VIN < 3.3 V	-10	_	10	μA
Driver output resistance	Z _{DRV}	Steady state	28	_	44	Ω

AC Characteristics

Reset Timing



*When power on, release the reset after the clock oscillation stabilization.


ML67Q5260

Main Clock Timing

$(V_{DD,CORF} = 1.62 \text{ to } 1.98 \text{ V})$	$V_{DD IO}$ = 3.0 to 3.6 V, T_a = -40 to +85°C)
$(V_{DD} CORE = 1.02 (0 1.00 V)$	$v_{\rm DD} = 0.0 00 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Main clock (XI/XO) frequency	f _{sysc}		12 × 0.9975	12	12 × 1.0025	MHz
Main clock (XI/XO) cycle	tsysc	_	83.33 × 0.9975	83.33	83.33 × 1.0025	ns
Main clock (XI/XO) H pulse width	t _{syscн}	—	$0.45 \times t_{\text{SYSC}}$		0.55 × t _{sysc}	ns
Main clock (XI/XO) L pulse width	t _{SYSCL}	—	$0.45 \times t_{\text{SYSC}}$		0.55 × t _{sysc}	ns
Bus clock frequency (*1)	fbusclk	—	—	32	—	MHz
Bus clock cycle (*1)	t _{BUSCLK}	_	_	31.25	_	ns

* 1: Main system bus clock within the LSI and operating clocks of CPU, DMA, etc.



ML67Q5260

USB Access Timing (Full-Speed)

 $(V_{DD_CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD_USB} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$

					000	,	<u>u</u>
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied pin
Rise time (*1)	T _R	CL = 50 pF	4	_	20	ns	
Fall time (*1)	T _F	CL = 50 pF	4	—	20	ns	
Output signal crossover voltage	V _{CRS}	CL = 50 pF	0.8	—	2.5	V	DP, DM
Data rate	T _{DRATE}	Average bit rate (12Mbps ±0.25%)	11.97	_	12.03	Mbps	

*1 TR and TF are transition time from 10% to 90% of V_{DD_USB} .

SPI Access Timing


- Characteristics of master mode timing

			$(V_{DD_{CORE}} = 1.62)$	2 to 1.98 V	$V_{DD_{10}} = 3.0 \text{ to } 3.6$	V, $T_a = -40 \text{ to}$) +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Data delay time (output)	t _{DD}		—	_	25	ns	
Data setup time (input)	t _{SD}		25	_	—	ns	
Data hold time (input)	t _{HD}	CL = 30 pF	0 (*1)	_	—	ns	
SPInSSN-SPInSCK lead time	t _{LEAD}		0.5*t _{SCK} –15	_	0.5*t _{SCK} +15	ns ^(*2)	
SPInSCK-SPInSSN lag time	t _{LAG}		0.5*t _{SCK} –15	_	0.5*t _{SCK} +15	ns ^(*2)	


* 1: Although actual values may become negative depending on the external load, input the serial data so that the data hold time can be guaranteed.

* 2: tSCK is the cycle time of the serial clock for SPI transferring which is obtained by dividing the frequency of the bus clock, whose cycle time is tBUSCLK.

SPI master mode timing (CPHA = 0)



SPI master mode timing (CPHA = 1)




ML67Q5260


- Characteristics of slave mode timing

	-	(V _{DD}	_{CORE} = 1.62 to 1.9	8 V, V _{DD_IO} = 3	3.0 to 3.6 V, 1	Г _а = −40 to +85
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Serial clock cycle time	t _{scк}		2		_	t _{BUSCLK}
Serial clock High/Low time	twscк	CL = 30 pF	1	_	_	t BUSCLK
Data delay time (output)	t _{DD}		—	_	25	ns
Data setup time (input)	t _{SD}		25	_	—	ns
Data hold time (input)	t _{HD}		25	—	—	ns
SPInSSN-SPInSCK lead time	t _{LEAD}		25	_	_	ns
SPInSCK-SPInSSN lag time	t _{LAG}		t _{BUSCLK} + 15		—	ns
Slave data invalid time	t _{DIS}		_	_	25	ns

SPI slave mode timing (CPHA = 0)



SPI slave mode timing (CPHA = 1)



Synchronous SIO Access Timing

Switching between master mode and slave mode can be set for this synchronous SIO by the software register setting. Serial clock polarity can be switched.

When clock polarity is set to positive, data is transmitted (shifted out) on the falling edge of the clock and is received (shifted in) on the rising edge of the clock. At completion of 8-bit data transmission/reception, the clock stops at a high level and the last data is retained for data output.

When clock polarity is set to negative, data is transmitted (shifted out) on the rising edge of the clock and is received (shifted in) on the falling edge of the clock. At completion of 8-bit data transmission/reception, the clock stops at a low level and the last data is retained for data output.


The following waveforms show the cases where the clock polarity is positive.

– Master mode

			$(V_{DD_{CORE}} =$	1.62 to 1.9	8 V, V _{DD_IO} =	3.0 to 3.6 V,	T _a = −40 to +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	_
Output data delay time	t _{MSSOD}		—	_	20		-
Input data setting time	t _{MSSIS}	CL = 30 pF	30	_	—	ns	
Input data retained time	t _{MSSIH}		10	_	—		
NL /							

Note:


11 clock outputs for transferring is selectable from 2 synchronous SIO clock sources and the frequency divide ratios.



* Serial clock: Positive polarity

- Slave mode

			(V _{DD_CORE} =	1.62 to 1.98	V, V _{DD_IO} = 3.0) to 3.6 V, T _a	= −40 to +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Serial clock cycle	Т		62.5	_	_		
Output data delay time	tsssod	CL = 30 pF		—	40		
Input data setting time	t _{sssis}		20	_	_	ns	
Input data retained time	t _{sssin}		20	_	_		



Serial clock: Positive polarity


ML67Q5260

GPIO (PA, PB) Access Timing

O(10)(11, 10) necess mining						
		(V _{DD_CORE}	= 1.62 to 1.98	$V, V_{DD_{IO}} = 3.$	0 to 3.6 V, T _a =	= -40 to +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
PAn, PBm input H duration	T _{GPIOIH}	—	t _{BUSCLK} ×2	—	_	ns
PAn, PBm input L duration	T _{GPIOIL}	_	t _{BUSCLK} ×2	_	_	ns
Note 1: $n = 12$ to 0 $m = 11$ to 0						

Note 1: n = 12 to 0, m=11 to 0

\bigcirc PAn, PBm input timing (n = 12 to 0, m = 11 to 0)



FEDL67Q5260-02

LAPIS Semiconductor Co., Ltd.


ML67Q5260

Clock Output (Secondary Function of PB11 Pin) Timing

	,	(V _{DD_CC}	_{DRE} = 1.62 to 1.9	98 V, V _{DD_IO} = 3	3.0 to 3.6 V, T _a	a = −40 to +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Clock output High duration	t _{CLKOUT_H}	_	45% × t _{с∟коит}	50% × t _{сlкоuт}	55% × t _{с∟коит}	ns ^(*1)
Clock output Low duration	t _{CLKOUT_L}	_	45% × t _{с∟ко∪т}	50% × t _{с∟коит}	55% × t _{с∟коит}	ns ^(*1)

*t_{CLKOUT} is the cycle time of the 6 MHz or 12 MHz clock generated by 2 clock sources and the frequency divide ratio.

Clock output (secondary function of PB11 pin) timing




POWER ON / OFF SEQUENCE

Power ON sequence


- Core(VDDCORE, VDDPLL) and IO(VDDIO, VDDUSB) power should be on at the same time, or IO(VDDIO, VDDUSB) power should be on after Core(VDDCORE, VDDPLL) on.

Power ON Sequence




Power OFF sequence

- Core(VDDCORE, VDDPLL) and IO(VDDIO, VDDUSB power should be off at the same time, or Core(VDDCORE, VDDPLL) power should be off after IO(VDDIO, VDDUSB) off.



PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		Page		
Document No.	Date	Previous	Current	Description
		Edition	Edition	
PEDL67Q5260-01	Aug.18, 2009	_	I	Preliminary edition 1
PEDL67Q5260-02	Jul.15, 2010	_	I	Preliminary edition 2
FEDL67Q5260-01	Sep.15, 2010	22	22	Final edition 1
				- Corrected Power dissipation to 450mW
				- Changed IIL of Pull-Up pin to -14030uA
				- Changed IIH of Pull-Down pin to 30 - 140uA
FEDL67Q5260-02	Jul.1, 2011	1	1	Applicable fingerprint sensor AES1711 is deleted.

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2009 - 2011 LAPIS Semiconductor Co., Ltd.