

3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCH16543A

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in TSSOP package

DRIVE FEATURES:

- · High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

DESCRIPTION


The LVCH16543A 16-bit registered transceiver is built using advanced dual metal CMOS technology. The LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow. The A-to-B enable ($\overline{\text{CEAB}}$) input must be low in order to enter data from the A port or to output data from the B port. $\overline{\text{LEAB}}$ controls the latch function. When $\overline{\text{LEAB}}$ is low, the A to B latches are transparent. A subsequent low-to-high transition of $\overline{\text{LEAB}}$ puts the A latches in the storage mode. $\overline{\text{OEAB}}$ performs output enable function on the B port. Data flow from the B port to the A port is similar but requires using $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins of this 16-bit registered transceiver can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH16543A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16543A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM




 $The \, IDT logo \, is \, a \, registered \, trademark \, of \, Integrated \, Device \, Technology, \, Inc. \,$

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2016

DSC-4612/6

PIN CONFIGURATION



TSSOP TOP VIEW

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 4.5 | 6 | pF |
| Соит | Output Capacitance | Vout = 0V | 6.5 | 8 | pF |
| CI/O | I/O Port Capacitance | VIN = 0V | 6.5 | 8 | pF |

NOTE:

1. As applicable to the device type.

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|------------|---|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +6.5 | V |
| Tstg | Storage Temperature | -65 to +150 | °C |
| lout | DC Output Current | -50 to +50 | mA |
| lik lok | Continuous Clamp Current, VI < 0 or Vo < 0 | -50 | mA |
| lcc lss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|---|
| xŌĒĀB | A-to-B Output Enable Input (Active LOW) |
| xŌĒBĀ | B-to-A Output Enable Input (Active LOW) |
| xCEAB | A-to-B Enable Input (Active LOW) |
| xCEBA | B-to-A Enable Input (Active LOW) |
| xĪĒĀB | A-to-B Latch Enable Input (Active LOW) |
| xĪĒBĀ | B-to-A Latch Enable Input (Active LOW) |
| xAx | A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾ |
| хВх | B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾ |

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 8-BIT SECTION)(1,2)

| | Inputs | | Latch Status | Output Buffers |
|-------|--------|-------|--------------|----------------------------------|
| xCEAB | xLEAB | xOEAB | xAx to xBx | хВх |
| Н | Х | Х | Storing | High Z |
| Х | Х | Н | Storing | High Z |
| L | L | L | Transparent | Current A Inputs |
| L | Н | L | Storing | Previous ⁽³⁾ A Inputs |
| L | L | Н | Transparent | High Z |
| L | Н | Н | Storing | High Z |
| Х | Н | Х | Storing | Not Recommended |

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance
- 2. A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{xCEBA}}$, $\overline{\text{xLEBA}}$, and $\overline{\text{xOEBA}}$.
- 3. Before XLEAB LOW-to-HIGH transition.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test C | onditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------------|---|---|------------------------------|--------------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | _ | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | _ | _ | |
| VIL | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | _ | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | _ | 0.8 | |
| lін | Input Leakage Current | Vcc = 3.6V | Vı = 0 to 5.5V | _ | _ | ±5 | μΑ |
| lıL | | | | | | | |
| lozн | High Impedance Output Current | Vcc = 3.6V | Vo = 0 to 5.5V | _ | _ | ±10 | μA |
| lozL | (3-State Output pins) | | | | | | |
| loff | Input/Output Power Off Leakage | Vcc = 0V, VIN or Vo ≤ 5.5V | | _ | _ | ±50 | μΑ |
| Vık | Clamp Diode Voltage | Vcc = 2.3V, IIN = -18mA | | _ | -0.7 | -1.2 | V |
| VH | Input Hysteresis | Vcc = 3.3V | | _ | 100 | _ | mV |
| ICCL | Quiescent Power Supply Current | Vcc = 3.6V | VIN = GND or Vcc | _ | _ | 10 | μΑ |
| Iссн Iссz | | | $3.6 \le VIN \le 5.5V^{(2)}$ | | _ | 10 | |
| Δlcc | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, other inputs at Vcc or GND | | _ | _ | 500 | μΑ |

NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|----------------------------------|-----------------|----------------|------|---------------------|------|------|
| Івнн | Bus-Hold Input Sustain Current | Vcc = 3V | Vı = 2V | -75 | _ | _ | μΑ |
| IBHL | | | VI = 0.8V | 75 | _ | _ | |
| Івнн | Bus-Hold Input Sustain Current | Vcc = 2.3V | VI = 1.7V | _ | _ | _ | μΑ |
| IBHL | | | VI = 0.7V | _ | _ | _ | |
| Івнно | Bus-Hold Input Overdrive Current | Vcc = 3.6V | Vi = 0 to 3.6V | _ | _ | ±500 | μA |
| Івньо | | | | | | | |

NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Con | ditions ⁽¹⁾ | Min. | Max. | Unit |
|--------|---------------------|--------------------|------------------------|---------|------|------|
| Voн | Output HIGH Voltage | Vcc = 2.3V to 3.6V | Iон = - 0.1mA | Vcc-0.2 | _ | V |
| | | Vcc = 2.3V | Iон = - 6mA | 2 | _ | |
| | | Vcc = 2.3V | Iон = - 12mA | 1.7 | _ | |
| | | Vcc = 2.7V | | 2.2 | _ | |
| | | Vcc = 3V | | 2.4 | _ | |
| | | Vcc = 3V | Iон = - 24mA | 2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | IoL = 0.1mA | _ | 0.2 | V |
| | | Vcc = 2.3V | IoL = 6mA | _ | 0.4 | |
| | | | IoL = 12mA | _ | 0.7 | |
| | | Vcc = 2.7V | IoL = 12mA | _ | 0.4 | |
| | | Vcc = 3V | IoL = 24mA | _ | 0.55 | |

NOTE:

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|--|---------------------|---------|------|
| CPD | Power Dissipation Capacitance per Transceiver Outputs enabled | CL = 0pF, f = 10Mhz | 44 | pF |
| CPD | Power Dissipation Capacitance per Transceiver Outputs disabled | | 4 | |

SWITCHING CHARACTERISTICS(1)

| | | Vcc | = 2.7V | Vcc = 3.3 | V ± 0.3V | |
|------------------|--|------|--------|-----------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| tPLH | Propagation Delay, Transparent Mode | _ | 6.1 | 1.2 | 5.4 | ns |
| tPHL | xAx to xBx or xBx to xAx | | | | | |
| t PLH | Propagation Delay | _ | 7.4 | 1.5 | 6.1 | ns |
| t _{PHL} | xLEBA to xAx, xLEAB to xBx | | | | | |
| tpzh | Output Enable Time | _ | 7.9 | 1.2 | 6.6 | ns |
| tpzL | xCEBA or xCEAB to xAx or xBx | | | | | |
| tpzh | Output Enable Time | _ | 7.6 | 1 | 6.3 | ns |
| tpzL | x OEBA or x OEAB to xAx or xBx | | | | | |
| tpHZ | Output Disable Time | _ | 7.1 | 1.5 | 6.6 | ns |
| tPLZ | xCEBA or xCEAB to xAx or xBx | | | | | |
| tpHZ | Output Disable Time | _ | 6.9 | 1.5 | 6.3 | ns |
| tPLZ | x OEBA or x OEAB to xAx or xBx | | | | | |
| tsu | Set-up Time, data before CE↑ | 1.1 | _ | 1.1 | _ | ns |
| tsu | Set-up Time, data before LE↑, CE LOW | 1.1 | _ | 1.1 | _ | ns |
| tH | Hold Time, data after CE↑ | 1.9 | _ | 1.9 | _ | ns |
| 1H | Hold Time, data after <u>LE</u> ↑, <u>CE</u> LOW | 1.9 | _ | 1.9 | _ | ns |
| tw | Pulse Duration, xLEBA or xLEAB, xCEBA or xCEAB LOW | 3.3 | _ | 3.3 | _ | ns |
| tsk(o) | Output Skew ⁽²⁾ | _ | _ | _ | 500 | ps |

NOTES:


- 1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40$ °C to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.

TA = - 40°C to + 85°C.

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

| Symbol | Vcc ⁽¹⁾ =3.3V±0.3V | Vcc ⁽¹⁾ =2.7V | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-------------------------------|--------------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| VIH | 2.7 | 2.7 | Vcc | V |
| VT | 1.5 | 1.5 | Vcc/2 | V |
| VLZ | 300 | 300 | 150 | mV |
| VHZ | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |



Test Circuit for All Outputs

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

 $\mbox{\it RT}$ = Termination resistance: should be equal to $\mbox{\it ZOUT}$ of the Pulse Generator. $\mbox{\it NOTES}$:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | VLOAD |
| Disable High Enable High | GND |
| All Other Tests | Open |




tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|


Output Skew - tsk(x)

NOTES:

- . For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



LVC Link

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

01/21/2016 Pg. 6 Updated the ordering information by removing IDT notation and adding Tape and Reel information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/