







MCF8316A SLLSFI0C - AUGUST 2021 - REVISED JUNE 2023

MCF8316A Sensorless Field Oriented Control (FOC) Integrated FET BLDC Driver

1 Features

- Three-phase BLDC motor driver with integrated sensorless motor control algorithm
 - Code-free Field Oriented Control (FOC)
 - Offline motor parameters measurement with Motor Parameter Extraction Tool (MPET)
 - 5-point configurable speed profile support
 - Windmilling support through forward resynchronization and reverse drive
 - Analog, PWM, freq. or I²C based speed input
 - Configurable motor startup and stop options
 - Anti-voltage surge protections prevents overvoltage
 - Improved acoustic performance with automatic dead time compensation
- 4.5- to 35-V operating voltage (40-V abs max)
- High output current capability: 8-A peak
- Low MOSFET on-state resistance
 - 95-m Ω R_{DS(ON)} (HS + LS) at T_A = 25°C
- Low power sleep mode
 - 3- μ A (maximum) at V_{VM} = 24-V, T_A = 25°C
- Speed loop accuracy: 3% with internal clock and 1% with external clock reference
- Customer-configurable non-volatile memory (EEPROM) to store device configuration
- Supports up to 75-kHz PWM frequency for low inductance motor support
- Does not require external current sense resistors, built-in current sensing
- Built-in 3.3-V ±5%, 20-mA LDO regulator
- Built-in 3.3-V/5-V, 170-mA buck regulator
- Dedicated DRVOFF pin to disable (Hi-Z) outputs
- Spread spectrum and slew rate for EMI mitigation
- Suite of Integrated protection features
 - Supply undervoltage lockout (UVLO)
 - Motor lock detection (5 different types)
 - Overcurrent protection (OCP)
 - Thermal warning and shutdown (OTW/TSD)
 - Fault condition indication pin (nFAULT)
 - Optional fault diagnostics over I²C interface

2 Applications

- Brushless-DC (BLDC) Motor Modules
- Residential and Living Fans
- Air Purifiers and Humidifier Fans
- Washer and Dishwashers Pumps
- **Automotive Fan and Blowers**
- **Medical CPAP Blowers**

3 Description

The MCF8316A provides a single-chip, code-free sensorless FOC solution for customers driving speedcontrolled 12- to 24-V brushless-DC motors (BLDC) or Permanent Magnet Synchronous motor (PMSM) up to 8-A peak current. The MCF8316A integrates three 1/2-H bridges with 40-V absolute maximum capability and a very low $R_{DS(ON)}$ of 95 m Ω (high-side + lowside). Power management features of an adjustable buck regulator and LDO generate the 3.3-V or 5.0-V voltage rails for the device and can be used to power external circuits.

The algorithm configuration can be stored in nonvolatile EEPROM, which allows the device to operate stand-alone once it has been configured. The device receives a speed command through a PWM input, analog voltage, variable frequency square wave or I²C command. There are a large number of protection features integrated into the MCF8316A, intended to protect the device, motor, and system against fault events.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
MCF8316A1V	VQFN (40)	7.00 mm × 5.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Documentation for reference:

- Refer E2E FAQ for clarification.
- Refer MCF8316A tuning guide
- Refer to the MCF8316A EVM GUI



Simplified Schematic



Table of Contents

Tubio	or contonto	
1 Features	.1 7.6 EEPROM access and I ² C interface	70
2 Applications	.1 7.7 EEPROM (Non-Volatile) Register Map	<mark>76</mark>
3 Description		
4 Revision History		149
5 Pin Configuration and Functions		
6 Specifications	. 5 8.2 Typical Applications	149
6.1 Absolute Maximum Ratings	. 5 9 Power Supply Recommendations	156
6.2 ESD Ratings		156
6.3 Recommended Operating Conditions	.5 10 Layout	157
6.4 Thermal Information	.6 10.1 Layout Guidelines	157
6.5 Electrical Characteristics	.6 10.2 Layout Example	158
6.6 Characteristics of the SDA and SCL bus for	10.3 Thermal Considerations	
Standard and Fast mode	11 Device and Documentation Support	160
6.7 Typical Characteristics	14 11.1 Support Resources	1 <mark>60</mark>
7 Detailed Description	15 11.2 Trademarks	160
7.1 Overview	15 11.3 Electrostatic Discharge Caution	160
7.2 Functional Block Diagram		
7.3 Feature Description	17 12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes	Information	160
7.5 External Interface	68	
4 Davisian History		
4 Revision History		
Changes from Revision B (February 2022) to Rev	ision C (June 2023)	Page
 Updated I²C Data Word section to clarify default I 	² C Target ID	71
Lindated CDC Data Colouistics section with CDC	•	75

Changes from Basisian B (Fahrmans 2022) to Basisian C (Inno 2022)	Down
Changes from Revision B (February 2022) to Revision C (June 2023)	Page
Updated I ² C Data Word section to clarify default I ² C Target ID	
Updated CRC Byte Calculation section with CRC initial value	75
Changes from Revision A (December 2021) to Revision B (February 2022)	Page
Changes from Revision A (December 2021) to Revision B (February 2022) • Updated E2E link	Page
	Pago



5 Pin Configuration and Functions




Figure 5-1. MCF8316A 40-Pin VQFN With Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN	40-pin Package	TYPE(1)	DESCRIPTION		
NAME	MCF8316A	ITPE	DESCRIPTION		
AGND	26	GND	Device analog ground. Refer Layout Guidelines for connections recommendation.		
AVDD	27	PWR O	3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the AVDD1 and AGND pins. This regulator can source up to 20 mA externally.		
BRAKE	35	I	High \rightarrow Brake the motor when High Low \rightarrow normal operation Connect to PGND via 10-kΩ resistor, if not used		
СР	8	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the CP and VM pins.		
СРН	7	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, ceramic capacitor between		
CPL	the CPH and CPL pins. TI recommends a capacitor voltage rating at least twice th normal operating voltage of the device.				
DGND	2	GND	Device digital ground. Refer Layout Guidelines for connections recommendation.		
DIR	34	I	Direction of motor spinning; When low, phase driving sequence is OUT A \rightarrow OUT C \rightarrow OUT B When high, phase driving sequence is OUT A \rightarrow OUT B \rightarrow OUT C Connect to AVDD via 10-k Ω resistor, if not used		
DRVOFF	21	I	Coast (Hi-Z) all six MOSFETs when DRVOFF is high.		
DVDD	1	PWR	1.5-V internal regulator output. Connect a X5R or X7R, 1-μF, 6.3-V ceramic capacitor between the DVDD and DGND pins.		
EXT_CLK	33	I	External clock reference input in external clock reference mode.		
EXT_WD	32	I	External watchdog input.		



Table 5-1. Pin Functions (continued)

PIN	40-pin Package	TYPE(1)	DESCRIPTION	
NAME	MCF8316A	ITPE	DESCRIPTION	
FB_BK	3	PWR I/O	Feedback for buck regulator output control. Connect to buck regulator output after the inductor/resistor.	
FG	29	0	Motor speed indicator output. Open-drain output requires an external pull-up resistor to 1.8 to 5-V.	
GND_BK	4	GND	Buck regulator ground. Refer Layout Guidelines for connections recommendation.	
NC	22, 23, 24, 25, 36, 37, 39	-	No connection, open	
nFAULT	40	0	Fault indicator. Pulled logic-low with fault condition; Open-drain output requires an external pull-up resistor to 1.8V to 5.0V.	
OUTA	13, 14	PWR O	Half bridge output A	
OUTB	16, 17	PWR O	Half bridge output B	
OUTC	19, 20	PWR O	Half bridge output C	
PGND	12, 15, 18	GND	Device power ground. Refer Layout Guidelines for connections recommendation.	
SCL	31	I	I ² C clock input	
SDA	30	I/O	I ² C data line	
SPEED/ WAKE	28	I	Device speed input; supports analog, PWM or frequency based speed input. The speed pin input can be configured through SPEED_MODE.	
sox	38	0	CSA output from one of the three phases depending on configuration - SOA, SOB or SOC.	
SW_BK	5	PWR	Buck switch node. Connect this pin to an inductor or resistor.	
VM	9, 10, 11	PWR I	Device and motor power supply. Connect to motor supply voltage; bypass to GND with one 0.1-µF capacitor plus one bulk capacitor. TI recommends a capacitor voltage ratin least twice the normal operating voltage of the device.	
Thermal pad		GND	Must be connected to ground.	

⁽¹⁾ I = input, O = output, GND = ground pin, PWR = power, NC = no connect

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	40	V
Power supply voltage ramp (VM)		4	V/µs
Voltage difference between ground pins (GND_BK,DGND, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	V _{VM} + 6	V
Charge pump negative switching pin voltage (CPL)	-0.3	V _{VM} +0.3	V
Switching regulator pin voltage (FB_BK)	-0.3	5.75	V
Switching node pin voltage (SW_BK)	-0.3	V _{VM} +0.3	V
Analog regulators pin voltage (AVDD)	-0.3	4	V
Analog regulators pin voltage (DVDD)	-0.3	1.7	V
Logic pin input voltage (BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SCL, SDA, SPEED)	-0.3	6	V
Open drain pin output voltage (nFAULT, FG)	-0.3	6	V
Output pin voltage (OUTA, OUTB, OUTC)	-1	V _{VM} + 1	V
Ambient temperature, T _A	-40	125	°C
Junction temperature, T _J	-40	150	°C
Storage tempertaure, T _{stg}	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JS-002 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{VM}	Power supply voltage	V _{VM}	4.5	24	35	V
I _{OUT} (1)	Peak output winding current	OUTA, OUTB, OUTC			8	Α
V _{IN_LOGIC}	Logic input voltage	BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SPEED, SDA, SCL	-0.1		5.5	V
V _{OD}	Open drain pullup voltage	nFAULT, FG	-0.1		5.5	V
I _{OD}	Open drain output current capability	nFAULT, FG			5	mA
T _A	Operating ambient temperature		-40		125	°C
TJ	Operating Junction temperature		-40		150	°C

(1) Power dissipation and thermal limits must be observed

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		MCF8316A	
	THERMAL METRIC ⁽¹⁾	RGF (VQFN)	UNIT
		40 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.7	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	15.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at $T_{.I} = -40$ °C to +150°C, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25$ °C, $V_{VM} = 24$ V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES				-	
	VM also are used a summer.	V _{VM} > 6 V, V _{SPEED} = 0, T _A = 25 °C		3	5	μA
I_{VMQ}	VM sleep mode current	V _{SPEED} = 0, T _A = 125 °C		3.5	7	μA
I _{VMS}		V_{VM} > 6 V, V_{SPEED} > V_{EN_SB} , DRVOFF = High, T_A = 25 °C, L_{BK} = 47 uH, C_{BK} = 22 μ F		8	15	mA
	VM standby mode current	V_{VM} > 6 V, V_{SPEED} > V_{EN_SB} , DRVOFF = High, R_{BK} = 22 Ω , C_{BK} = 22 μ F		25	28	mA
		$V_{VM} > 6 \text{ V, } V_{SPEED} > V_{EN_SB,} DRVOFF = High, L_{BK} = 47 \text{ uH, } C_{BK} = 22 \mu\text{F}$		8	15	mA
		V_{VM} > 6 V, V_{SPEED} > $V_{EN_SB,}$ DRVOFF = High, R_{BK} = 22 Ω , C_{BK} = 22 μ F		25	28	mA
		V_{VM} > 6 V, V_{SPEED} > V_{EX_SL} , PWM_FREQ_OUT = 0011b (25 kHz), T_J = 25 °C, L_{BK} = 47 uH, C_{BK} = 22 μ F, No Motor Connected		11	18	mA
		V_{VM} > 6 V, V_{SPEED} > V_{EX_SL} , PWM_FREQ_OUT = 0011b (25 kHz), T_J = 25 °C, R_{BK} = 22 Ω , C_{BK} = 22 μ F, No Motor Connected		27	30	mA
I _{∨M}	VM operating mode current	V_{VM} > 6 V, V_{SPEED} > V_{EX_SL} , PWM_FREQ_OUT = 0011b (25 kHz), L_{BK} = 47 uH, C_{BK} = 22 μ F, No Motor Connected		3.5 7 8 15 25 28 8 15 25 28 11 18 27 30 11 17 28 30 3.3 3.465 20 1.55 1.65	17	mA
		V_{VM} > 6 V, V_{SPEED} > V_{EX_SL} , PWM_FREQ_OUT = 0011b (25 kHz), R_{BK} = 22 Ω , C_{BK} = 22 μ F, No Motor Connected		28	30	mA
V _{AVDD}	Analog regulator voltage	0 mA ≤ I _{AVDD} ≤ 30 mA	3.125	3.3	3.465	V
I _{AVDD}	External analog regulator load				20	mA
V_{DVDD}	Digital regulator voltage		1.4	1.55	1.65	V
V _{VCP}	Charge pump regulator voltage	VCP with respect to VM	4.0	4.7	5.5	V
f _{CP}	Charge pump switching frequency			400		kHz

Submit Document Feedback



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK RE	GULATOR				'	
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 170 \text{ mA}, \\ BUCK_SEL = 00b$	3.1	3.3	3.5	V
V_{BK}	Buck regulator average voltage (L _{BK} = 47 µH, C _{BK} = 22 µF)	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 170 \text{ mA},$ BUCK_SEL = 01b	4.6	5.0	5.4	V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 170 \text{ mA}, \\ BUCK_SEL = 10b$	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}, 0 \text{ mA} \le I_{BK} \le 170 \text{ mA}, \\ \text{BUCK_SEL} = 11b$	5.2	5.7	6.2	V
		V_{VM} < 6.0 V (BUCK_SEL = 00b, 01b, 10b) or V_{VM} < 6.0 V (BUCK_SEL = 11b), 0 mA \leq I _{BK} \leq 170 mA	I _E	V _{VM} - s _K *(R _{LBK} +2) ¹		V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 00b	3.1	3.3	3.5	V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 01b	4.6	5.0	5.4	V
V_{BK}	Buck regulator average voltage (L_{BK} = 22 μ H, C_{BK} = 22 μ F)	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 11b	5.2	5.7	6.2	V
		V_{VM} < 6.0 V (BUCK_SEL = 00b, 01b, 10b) or V_{VM} < 6.0 V (BUCK_SEL = 11b), 0 mA \leq I _{BK} \leq 20 mA	I _E	V _{VM} - BK*(R _{LBK} +2) ¹		V
	Buck regulator average voltage $(R_{BK} = 22 \Omega, C_{BK} = 22 \mu F)$	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA}, \\ BUCK_SEL = 00b$	3.1	3.3	3.5	V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA}, \\ BUCK_SEL = 01b$	4.6	5.0	5.4	V
V_{BK}		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 11b	5.2	5.7	6.2	V
		V_{VM} < 6.0 V (BUCK_SEL = 00b, 01b, 10b) or V_{VM} < 6.0 V (BUCK_SEL = 11b), 0 mA \leq I _{BK} \leq 10 mA	I	V _{VM} – _{BK} *(R _{BK} +2)		V
		V_{VM} > 6 V, 0 mA \leq I _{BK} \leq 170 mA, Buck regulator with inductor, L _{BK} = 47 uH, C _{BK} = 22 μ F	-100		100	mV
V _{BK_RIP}	Buck regulator ripple voltage	V_{VM} > 6 V, 0 mA \leq I _{BK} \leq 20 mA, Buck regulator with inductor, L _{BK} = 22 uH, C _{BK} = 22 µF	-100		100	mV
		V_{VM} > 6 V, 0 mA ≤ I_{BK} ≤ 10 mA, Buck regulator with resistor; R_{BK} = 22 Ω, C_{BK} = 22 μF	-100		100	mV
		L _{BK} = 47 uH, C _{BK} = 22 μF, BUCK_PS_DIS = 1b			170	mA
		L _{BK} = 47 uH, C _{BK} = 22 μF, BUCK_PS_DIS = 0b			170 – I _{AVDD}	mA
DI.	Estamathanha militaria	L _{BK} = 22 uH, C _{BK} = 22 μF, BUCK_PS_DIS = 1b			20	mA
RK	External buck regulator load	L _{BK} = 22 uH, C _{BK} = 22 μF, BUCK_PS_DIS = 0b			20 – I _{AVDD}	mA
		R_{BK} = 22 Ω , C_{BK} = 22 μ F, BUCK_PS_DIS = 1b			10	mA
		R_{BK} = 22 Ω , C_{BK} = 22 μ F, BUCK_PS_DIS = 0b			10 – I _{AVDD}	mA



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	D. I. a. a. d. A. a. a. d. a.	Regulation Mode	20		535	kHz
TSW_BK	Buck regulator switching frequency	Linear Mode	20		535	kHz
		V _{BK} rising, BUCK_SEL = 00b	2.7	2.8	2.95	V
		V _{BK} falling, BUCK_SEL = 00b	2.5	2.6	2.7	V
		V _{BK} rising, BUCK_SEL = 01b	4.3	4.4	4.55	V
.,	Buck regulator undervoltage lockout	V _{BK} falling, BUCK_SEL = 01b	4.1	4.2	4.35	V
V _{BK_UV}	3	V _{BK} rising, BUCK_SEL = 10b	2.7	2.8	2.95	V
		V _{BK} falling, BUCK_SEL = 10b	2.5	2.6	2.7	V
VBK_UV VBK_UV_HYS BK_CL BK_OCP t BK_RETRY DRIVER OUTI RDS(ON) SR		V _{BK} rising, BUCK_SEL = 11b	4.3	4.4	4.55	V
		V _{BK} falling, BUCK_SEL = 11b	4.1	4.2	4.35	V
V _{BK_UV_HYS}	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold	90	200	400	mV
	Buck regulator Current limit threshold	BUCK_CL = 0b	360	600	910	mA
IBK_CL		BUCK_CL = 1b	80	150	250	mA
I _{BK_OCP}	Buck regulator Overcurrent protection trip point		2	3	4	Α
t _{BK_RETRY}	Overcurrent protection retry time		0.7	1	1.3	ms
DRIVER OU	TPUTS					
		V _{VM} > 6 V, I _{OUT} = 1 A, T _A = 25°C		95	125	mΩ
Raccon	Total MOSFET on resistance (High-side	V _{VM} < 6 V, I _{OUT} = 1 A, T _A = 25°C		105	130	mΩ
NDS(ON)	+ Low-side)	V _{VM} > 6 V, I _{OUT} = 1 A, T _J = 150 °C		140	185	mΩ
VBK_UV VBK_UV_HYS IBK_CL IBK_OCP tBK_RETRY DRIVER OUT RDS(ON) SR		V _{VM} < 6 V, I _{OUT} = 1 A, T _J = 150 °C		145	190	mΩ
		V _{VM} = 24 V, SLEW_RATE = 00b	13	25	45	V/us
CD	Phase pin slew rate switching low to high	V _{VM} = 24 V, SLEW_RATE = 01b	30	50	80	V/us
SK	(Rising from 20 % to 80 %)	V _{VM} = 24 V, SLEW_RATE = 10b	80	125	185	V/us
VBK_UV_HYS IBK_CL IBK_OCP tBK_RETRY DRIVER OUT RDS(ON) SR		V _{VM} = 24 V, SLEW_RATE = 11b	130	200	280	V/us
		V _{VM} = 24 V, SLEW_RATE = 00b	14	25	45	V/us
CD	Phase pin slew rate switching high to low	V _{VM} = 24 V, SLEW_RATE = 01b	30	50	80	V/us
IBK_OCP tBK_RETRY DRIVER OUT RDS(ON)	(Falling from 80 % to 20 %	V _{VM} = 24 V, SLEW_RATE = 10b	80	125	185	V/us
		V _{VM} = 24 V, SLEW_RATE = 11b	110	200	280	V/us
		V _{VM} = 24 V, SR = 25 V/μs		1800	3400	ns
	Output dead time (high to low / low to	V _{VM} = 24 V, SR = 50 V/μs		1100	1550	ns
^L DEAD	high)	V _{VM} = 24 V, SR = 125 V/μs		650	1000	ns
VBK_UV_HYS BK_CL BK_OCP BK_RETRY DRIVER OUT CDS(ON) SR		V _{VM} = 24 V, SR = 200 V/μs		500	750	ns



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPEED INPU	JT - PWM MODE					
f_{PWM}	PWM input frequency		0.01		95	kHz
		f _{PWM} = 0.01 to 0.35 kHz	11	12	13	bits
		f _{PWM} = 0.35 to 2 kHz	12	13	14	bits
		f _{PWM} = 2 to 3.5 kHz	11	11.5	12	bits
700	DWM input recelution	f _{PWM} = 3.5 to 7 kHz	13	95 12 13 13 14 11.5 12 13.5 14 12.5 13 11.5 12 10.5 11 9 10 3 3.05 732 32767 40 1 1.5 3 5 20 1 1.5 3 5 20 1 2 0.05 0.065 0.2 0.26 20 26 20 26 20 260 4000	bits	
Res _{PWM}	PWM input resolution	f _{PWM} = 7 to 14 kHz	12	12.5	95 95 2 13 3 14 5 12 5 14 5 12 5 11 9 10 10 1 1.5 15 15 15 15 15 15	bits
		f _{PWM} = 14 to 29.2 kHz	11	11.5	12	bits
		f _{PWM} = 29.3 to 60 kHz	10	10.5	11	bits
		f _{PWM} = 60 to 95 kHz	8	9	10	bits
SPEED INPU	JT - ANALOG MODE				'	
V _{ANA_FS}	Analog full-speed voltage		2.95	3	3.05	V
V _{ANA RES}	Analog voltage resolution			732		μV
SPEED INPU	JT - FREQUENCY MODE					
fPWM_FREQ	PWM input frequency range	Duty cycle = 50%	3		32767	Hz
SLEEP MOD	DE					
V _{EN_SL}	Analog voltage to enter sleep mode	SPEED_MODE = 00b (analog mode)			40	mV
V _{EX_SL}	Analog voltage to exit sleep mode	SPEED_MODE = 00b (analog mode)	2.2			V
DET_ANA	Time needed to detect wake up signal on SPEED pin	SPEED_MODE = 00b (analog mode) V _{SPEED} > V _{EX SL}	0.5 1		1.5	μs
WAKE	Wakeup time from sleep mode	V _{SPEED} > V _{EX_SL} to DVDD voltage available, SPEED_MODE = 01b (PWM mode)		3	5	ms
t _{EX_SL_DR_A}	Time taken to drive motor after exiting from sleep mode	SPEED_MODE = 00b (analog mode) V _{SPEED} > V _{EN_SL} , ISD detection disabled			20	ms
t _{DET_PWM}	Time needed to detect wake up signal on SPEED pin	SPEED_MODE = 01b (PWM mode) V _{SPEED} > V _{DIG_IH}	0.5 1		1.5	μs
WAKE_PWM	Wakeup time from sleep mode	V _{SPEED} > V _{DIG_IH} to DVDD voltage available and release nFault, SPEED_MODE = 01b (PWM mode)		3	5	ms
tex_sl_dr_p wm	Time taken to drive motor after wakeup from sleep state	SPEED_MODE = 01b (PWM mode) V _{SPEED} > V _{DIG_IH} , ISD detection disabled			20	ms
t _{DET_SL_ANA}	Time needed to detect sleep command	SPEED_MODE = 00b (analog mode) V _{SPEED} < V _{EN_SL}	0.5	1	2	ms
		SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 00b	0.035	0.05	0.065	ms
	T	SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 01b	0.14	0.01 11 12 12 13 11 11.5 13 13.5 12 12.5 11 11.5 10 10.5 8 9 2.95 3 3. 732 3 3270 2.2 0.5 1 1 3 0.5 1 1 3 0.5 1 1 0.35 0.05 0.00 0.14 0.2 0.3	0.26	ms
^T DET_SL_PWM	Time needed to detect sleep command	$\begin{aligned} & \text{SPEED_MODE} = \text{01b (PWM mode)} \\ & V_{\text{SPEED}} < V_{\text{DIG_IL}}, \\ & \text{SLEEP_ENTRY_TIME} = \text{10b} \end{aligned}$	14	20	26	ms
		SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 11b	140	200	260	ms
DET_SL_FRE	Time needed to detect sleep command	SPEED_MODE = 11b (Frequency mode) V _{SPEED} < V _{DIG_IL}		4000		ms
EN_SL	Time needed to stop driving motor after detecting sleep command	V _{SPEED} < V _{EN_SL} (analog mode) or V _{SPEED} < V _{DIG_IL} (PWM mode)		1	2	ms

<u> </u>	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STANDBY N	IODE					
V _{EN_SB}	Analog voltage to enter standby mode	SPEED_MODE = 00b (analog mode)			40	mV
V _{EX_SB}	Analog voltage to exit standby mode	SPEED_MODE = 00b (analog mode)	170			mV
t _{EX_SB_DR_} A NA	Time taken to drive motor after exiting standby mode	SPEED_MODE = 00b (analog mode) V _{SPEED} > V _{EN_SB} , ISD detection disabled			6	ms
t _{EX_SB_DR_P}	Time taken to drive motor after exiting standby mode	SPEED_MODE = 01b (PWM mode) V _{SPEED} > V _{DIG IH} , ISD detection disabled			6	ms
t _{DET_SB_ANA}	Time needed to detect standby mode	SPEED_MODE = 00b (analog mode) V _{SPEED} < V _{EN_SB}	0.5	1	2	ms
		SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 00b	0.035	0.05	0.065	ms
	Time needed to detect standby	SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 01b	0.14	0.2	0.26	ms
^T EN_SB_PWM	command	SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 10b	14	20	26	ms
		SPEED_MODE = 01b (PWM mode) V _{SPEED} < V _{DIG_IL} , SLEEP_ENTRY_TIME = 11b	140 200 260 4000	260	ms	
t _{EN_SB_FREQ}	Time needed to detect standby mode	SPEED_MODE = 11b (Frequency mode), V _{SPEED} < V _{DIG_IL}		4000		ms
t _{EN_SB_DIG}	Time needed to detect standby mode	SPEED_MODE = 10b (I2C mode), SPEED_CMD = 0		1	2	ms
t _{EN_SB}	Time needed to stop driving motor after detecting standby command	V _{SPEED} < V _{EN_SL} (analog mode) or V _{SPEED} < V _{DIG_IL} (PWM mode) or SPEED_CMD = 0 (I2C mode)		1	2	ms
LOGIC-LEV	EL INPUTS (BRAKE, DIR, EXT_CLK, EX	T_WD, SCL, SDA, SPEED)				
V _{IL}	Input logic low voltage	AVDD = 3 to 3.6 V			0.25*AV DD	V
V _{IH}	Input logic high voltage	AVDD = 3 to 3.6 V	0.65*AV DD			V
V _{HYS}	Input hysteresis		50	500	800	mV
I _{IL}	Input logic low current	AVDD = 3 to 3.6 V	-0.15		0.15	μΑ
I _{IH}	Input logic high current	AVDD = 3 to 3.6 V	-0.3		0	μΑ
R _{PD_SPEED}	Input pulldown resistance	SPEED pin To GND	0.6	1	1.4	МΩ
R _{PD}	Input pulldown resistance	To GND	90	100	110	kΩ
OPEN-DRAI	N OUTPUTS (nFAULT, FG)					
V _{OL}	Output logic low voltage	I _{OD} =-5 mA			0.4	V
l _{OZ}	Output logic high current	V _{OD} = 3.3 V	0		0.5	μA
I ² C Serial In	terface		i			
V _{I2C_L}	LOW-level input voltage		-0.5		0.3*AVD D	V
V _{I2C_H}	HIGH-level input voltage		0.7*AVD D		5.5	V
V _{I2C_HYS}	Hysterisis		0.05*AV DD			V
V _{I2C_OL}	LOW-level output voltage	open-drain at 2mA sink current	0		0.4	V
I _{I2C_OL}	LOW-level output current	V _{I2C_OL} = 0.6V			6	mA
I _{I2C_IL}	Input current on SDA and SCL	_	-10 ²		10 ²	μA
C _i	Capacitance for SDA and SCL				10	pF



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t .	Output fall time from V _{I2C H} (min) to	Standard Mode			250 ³	ns
t _{of}	V _{I2C_L} (max)	Fast Mode			250 ³	ns
t _{SP}	Pulse width of spikes that must be suppressed by the input filter	Fast Mode	0		50 ⁴	ns
OSCILLATO	DR					
		EXT_CLK_CONFIG = 000b		8		kHz
		EXT_CLK_CONFIG = 001b		16		kHz
		EXT_CLK_CONFIG = 010b		32		kHz
f	External clock reference	EXT_CLK_CONFIG = 011b		64		kHz
f _{OSCREF}	External clock reference	EXT_CLK_CONFIG = 100b		128		kHz
		EXT_CLK_CONFIG = 101b		8 16 32 64 128 256 512 1024 1.35 1.5 1.6 100 10 10 100 20000 4.3 4.4 4.1 4.2 4. 140 200 35 3 5 32.5 34 3 31.8 33 34. 20 22 22 19 21 20 0.9 1 0.7 0.8 0.9 2.5 5 2.25 2.5 2.7 2.2 2.4 2.65 100 15 2.7 2.85		
		EXT_CLK_CONFIG = 110b		512		kHz
		EXT_CLK_CONFIG = 111b		1024		kHz
EEPROM						
EE _{Prog}	Programing voltage		1.35	1.5	1.65	V
	Detention	T _A = 25 °C		100		Years
EE _{RET}	Retention	T _J = -40 to 150 °C	10			Years
	Findings of	T _J = -40 to 150 °C	1000			Cycles
EE _{END}	Endurance	T _J = -40 to 85 °C	20000			Cycles
PROTECTIO	ON CIRCUITS					
	Supply undervoltage lockout (UVLO)	VM rising	4.3	4.4	4.5	V
V_{UVLO}		VM falling	4.1	4.2	4.3	V
V _{UVLO_HYS}	Supply undervoltage lockout hysteresis	Rising to falling threshold	140	200	350	mV
t _{UVLO}	Supply undervoltage deglitch time		3	5	7	μs
		Supply rising, OVP_EN = 1, OVP_SEL = 0	32.5	34	35	V
V	Supply over altere pretection (OVD)	Supply falling, OVP_EN = 1, OVP_SEL = 0	31.8	33	34.3	V
V _{OVP}	Supply overvoltage protection (OVP)	Supply rising, OVP_EN = 1, OVP_SEL = 1	20	22	23	V
		Supply falling, OVP_EN = 1, OVP_SEL = 1	19	21	22	V
V	Supply overvoltage protection (OVP)	Rising to falling threshold, OVP_SEL = 1	0.9	1	1.1	V
V _{OVP_HYS}	Supply overvoltage protection (OVP)	Rising to falling threshold, OVP_SEL = 0	0.7	0.8	0.9	V
t _{OVP}	Supply overvoltage deglitch time		2.5	5	7	μs
\/	Charge pump undervoltage lockout	Supply rising	2.25	2.5	2.75	V
V _{CPUV}	(above VM)	Supply falling	2.2	2.4	2.6	V
V _{CPUV_HYS}	Charge pump UVLO hysteresis	Rising to falling threshold	65	100	150	mV
		Supply rising	2.7	2.85	3	V
V_{AVDD_UV}	Analog regulator undervoltage lockout	Supply falling	2.5	2.65	2.65 2.8	V
V _{AVDD} _ uv_hys	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold	180 200 240		mV	
	Oversument protection tale and in	OCP_LVL = 0b	10	16	20	Α
I _{OCP}	Overcurrent protection trip point	OCP_LVL = 1b	15	24	28	Α



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		OCP_DEG = 00b	0.1	0.3	0.7	μs
	Overcurrent protection deglitch time	OCP_DEG = 01b	0.2	0.1 0.3 0.2 0.6 0.6 1.25 1 1.6 4 5 425 500 160 170 25 30 175 185 25 30 170 180	1.2	μs
t _{OCP}	Overcurrent protection degition time	OCP_DEG = 10b	0.6	1.25	1.8	μs
		OCP_DEG = 11b	1	1.6	2.5	μs
+	Overcurrent protection retry time	OCP_RETRY = 0		6	ms	
t _{RETRY}	Overcurrent protection retry time	OCP_RETRY = 1	425	500	575	ms
T _{OTW}	Thermal warning temperature	Die temperature (T _J)	160	170	180	°C
T _{OTW_HYS}	Thermal warning hysteresis	Die temperature (T _J)	25	30	35	°C
T _{TSD}	Thermal shutdown temperature	Die temperature (T _J)	175	185	195	°C
T _{TSD_HYS}	Thermal shutdown hysteresis	Die temperature (T _J)	25	30	35	°C
T _{TSD}	Thermal shutdown temperature (FET)	Die temperature (T _J)	170	180	190	°C
T _{TSD_HYS}	Thermal shutdown hysteresis (FET)	Die temperature (T _J)	20	25	30	°C

- (1) R_{LBK} is resistance of inductor L_{BK}
- (2) If AVDD is switched off, I/O pins must not obstruct the SDA and SCL lines.
- (3) The maximum tf for the SDA and SCL bus lines (300 ns) is longer than the specified maximum tof for the output stages (250 ns). This allows series protection resistors (Rs) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
- (4) Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns

6.6 Characteristics of the SDA and SCL bus for Standard and Fast mode

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM MA	X UNI			
Standard-mode								
f _{SCL}	SCL clock frequency		0	10	00 kHz			
t _{HD_STA}	Hold time (repeated) START condition	After this period, the first clock pulse is generated	4		μs			
t _{LOW}	LOW period of the SCL clock		4.7		μs			
t _{HIGH}	HIGH period of the SCL clock		4		μs			
t _{SU_STA}	Set-up time for a repeated START condition		4.7		μs			
t _{HD_DAT}	Data hold time (2)	I2C bus devices	0 (3)	1	⁽⁴⁾ µs			
t _{SU_DAT}	Data set-up time		250		ns			
t _r	Rise time for both SDA and SCL signals			100	00 ns			
t _f	Fall time of both SDA and SCL signals (3) (6) (7) (8)			30	00 ns			
t _{SU_STO}	Set-up time for STOP condition		4		μs			
t _{BUF}	Bus free time between STOP and START condition		4.7		μs			
C _b	Capacitive load for each bus line (9)			40	00 pF			
t _{VD_DAT}	Data valid time ⁽¹⁰⁾			3.45	⁴⁾ µs			
t _{VD_ACK}	Data valid acknowledge time (11)			3.45	⁽⁴⁾ µs			
V _{nL}	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D		V			
V_{nh}	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D		V			
Fast-mo	de				,			
f _{SCL}	SCL clock frequency		0	40	00 KHz			
t _{HD_STA}	Hold time (repeated) START condition	After this period, the first clock pulse is generated	0.6		μs			

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM MAX	UNIT
t _{LOW}	LOW period of the SCL clock		1.3		μs
t _{HIGH}	HIGH period of the SCL clock		0.6		μs
t _{SU_STA}	Set-up time for a repeated START condition		0.6		μs
t _{HD_DAT}	Data hold time ⁽²⁾		0 (3)	(4)	μs
t _{SU_DAT}	Data set-up time		100 ⁽⁵⁾		ns
t _r	Rise time for both SDA and SCL signals		20	300	ns
t _f	Fall time of both SDA and SCL signals (3) (6) (7) (8)		20 x (AVDD/ 5.5V)	300	ns
t _{SU_STO}	Set-up time for STOP condition		0.6		μs
t _{BUF}	Bus free time between STOP and START condition		1.3		μs
C _b	Capacitive load for each bus line (9)			400	pF
t _{VD_DAT}	Data valid time (10)			0.9 (4)	μs
t _{VD_ACK}	Data valid acknowledge time (11)			0.9 (4)	μs
V _{nL}	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D		V
V_{nh}	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D		V

- (1) All values referred to $V_{IH(min)}$ (0.3 V_{DD}) and $V_{IL(max)}$ levels (see Table 9).
- (2) t_{HD DAT} is the data hold time that is measured from the falling edge of SCL, applies to data in transmission and the acknowledge.
- (3) A device must internally provice a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH(min)} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (4) The maximum t_{HD_DAT} could be 3.45 us and .9 us for Standard-mode and Fast-mode, but must be less than the maximum of t_{VD_DAT} or t_{VD_ACK} by a transistion time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretched the SCL, the data must be valid by the set-up time before it releases the clock.
- (5) A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t_{SU_DAT} 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period if the SCL signal, it must output the next data bit to the SDA line t_{r(max)} + t_{SU_DAT} = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
- (6) If mixed with Hs-mode devices, faster fall times according to Table 10 are allowed.
- (7) The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.
- (8) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- (9) The maximum bus capacitance allowable may vary from the value depending on the actual operating voltage and frequency of the application.
- (10) t_{VD DAT} = time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
- (11) t_{VD ACK} = time for Acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).



6.7 Typical Characteristics




Figure 6-1. Supply current over supply voltage




Figure 6-2. R_{DS(ON)} (high and low side combined) for MOSFETs over temperature




Figure 6-3. Buck regulator efficiency over supply voltage




Figure 6-4. Buck regulator output voltage over load current

7 Detailed Description

7.1 Overview

The MCF8316A provides a single-chip, code-free sensorless FOC solution for customers driving speed-controlled 12- to 24-V brushless-DC motors requiring up to 8-A peak phase currents.

The MCF8316A integrates three 1/2-H bridges with 40-V absolute maximum capability and a very low $R_{DS(ON)}$ of 95-m Ω (high-side + low-side) to enable high power drive capability. Current is sensed using an integrated current sensing circuit which eliminates the need for external sense resistors. Power management features of an adjustable buck regulator and LDO generate the necessary voltage rails for the device and can be used to power external circuits.

MCF8316A implements Sensorless FOC, and so an external microcontroller is not required to spin the brushless-DC motor. The algorithm is implemented in a fixed-function state machine, so no coding is needed. The algorithm is highly configurable through register settings ranging from motor start-up behavior to closed loop operation. Register settings can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once it has been configured. The device receives a speed command through a PWM input, analog voltage, frequency input or I²C command.

In-built protection features include power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD_UV), buck regulator UVLO, motor lock detection and overtemperature warning and shutdown (OTW and TSD). Fault events are indicated by the nFAULT pin with detailed fault information available in the registers.

The MCF8316A device is available in a 0.5-mm pin pitch, VQFN surface-mount package. The VQFN package size is 7 mm × 5 mm with a height of 1 mm.



7.2 Functional Block Diagram




Figure 7-1. MCF8316A Functional Block Diagram

7.3 Feature Description

7.3.1 Output Stage

The MCF8316A consists of an integrated 95-m Ω (combined high-side and low-side FETs' on-state resistance) NMOS FETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating-voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs.

7.3.2 Device Interface Modes

The MCF8316A supports I^2C interface to provide end application design with adequate flexibility. MCF8316A allows controlling the motor operation and system through BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD and SPEED/WAKE. MCF8316A also provides different signals for monitoring speed, fault and phase current feedback through FG, nFAULT and SOX.

7.3.2.1 Interface - Control and Monitoring

Motor Control Signals

- When BRAKE pin is driven 'High', MCF8316A enters brake state. Brake state can be configured to either
 low side braking (see Low-Side Braking) or align brake (see Align Braking) through BRAKE_PIN_MODE.
 MCF8316A decreases output speed to value defined by BRAKE_SPEED_THRESHOLD before entering
 brake state. As long as BRAKE is driven 'High', MCF8316A stays in brake state. Brake pin input can be
 overwritten by configuring BRAKE_INPUT over the I²C interface.
- The DIR pin decides the direction of motor spin; when driven 'High', the sequence is OUT A → OUT B →
 OUT C, and when driven 'Low' the sequence is OUT A → OUT C → OUT B. DIR pin input can be overwritten
 by configuring DIR INPUT over the I²C interface.
- When DRVOFF pin is driven 'High', MCF8316A stops driving the motor by turning OFF all MOSFETs (coast state). When DRVOFF is driven 'Low', MCF8316A returns to normal state of operation, as if it was restarting the motor (see DRVOFF Functionality). DRVOFF does not cause the device to go to sleep or standby mode; the digital core is still active. Entry and exit from sleep or standby condition is controlled by SPEED pin.
- SPEED/WAKE pin is used to control motor speed and wake up MCF8316A from sleep mode. SPEED pin can
 be configured to accept PWM, frequency or analog input signals. It is used to enter and exit from sleep and
 standby mode (see Table 7-6).

External Oscillator and Watchdog Signals (Optional)

- EXT CLK pin may be used to provide an external clock reference (see External Clock Source).
- EXT_WD pin may be used to provide an external watchdog signal (see External Watchdog).

Output Signals

- FG pin provides pulses which are proportional to motor speed (see FG Configuration).
- nFAULT pin provides fault status in device or motor operation.
- SOX pin provides the output of one of the current sense amplifiers.

7.3.2.2 I²C Interface

The MCF8316A supports an I²C serial communication interface that allows an external controller to send and receive data. This I²C interface lets the external controller configure the EEPROM and read detailed fault and motor state information. The I²C bus is a two-wire interface using the SCL and SDA pins (open-drain IOs) which are described as follows:

- The SCL pin is the clock signal input.
- The SDA pin is the data input and output.

SLEW_RATE_GPIO can be used to set the pull-down drive strength of the I²C pins. The 50-ns glitch filter in the receive signal path of the I²C pins is always enabled and cannot be bypassed.

7.3.3 Step-Down Mixed-Mode Buck Regulator

The MCF8316A has an integrated mixed-mode buck regulator in conjunction with AVDD to supply regulated 3.3 V or 5 V power for an external controller or system voltage rail. Additionally, the buck output can also be configured to 4 V or 5.7 V for supporting the extra headroom for external LDO for generating a 3.3 V or 5 V supplies. The output voltage of the buck is set by BUCK SEL.

The buck regulator has a low quiescent current of ~1-2 mA during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

Buck Mode	Buck output voltage	Max output current from AVDD (I _{AVDD_MAX})	Max output current from Buck (I _{BK_MAX})	Buck current limit	AVDD power sequencing
Inductor - 47 μH	3.3 V or 4 V	20 mA	170 mA - I _{AVDD}	600 mA (BUCK_CL = 0b)	Not supported (BUCK_PS_DIS = 1b)
Inductor - 47 μH	5 V or 5.7 V	20 mA	170 mA - I _{AVDD}	600 mA (BUCK_CL = 0b)	Supported (BUCK_PS_DIS = 0b)
Inductor - 22 µH	5 V or 5.7 V	20 mA	20 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Not supported (BUCK_PS_DIS = 1b)
Inductor - 22 µH	3.3 V or 4 V	20 mA	20 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Supported (BUCK_PS_DIS = 0b)
Resistor - 22 Ω	5 V or 5.7 V	20 mA	10 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Not supported (BUCK_PS_DIS = 1b)
Resistor - 22 Ω	3.3 V or 4 V	20 mA	10 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Supported (BUCK_PS_DIS = 0b)

7.3.3.1 Buck in Inductor Mode

The buck regulator in MCF8316A is primarily designed to support low inductance of 47-μH and 22-μH. A 47-μH inductor allows the buck regulator to operate up to 170-mA load current support, whereas applications requiring current up to 20-mA can use a 22-μH inductor which saves component size.

Figure 7-2 shows the connection of buck regulator in inductor mode.




Figure 7-2. Buck (Inductor Mode)

7.3.3.2 Buck in Resistor mode

If the external load requirement is less than 10-mA, the inductor can be replaced with a resistor. In resistor mode the power is dissipated across the external resistor and the efficiency is lower than buck in inductor mode.

Figure 7-3 shows the connection of buck in resistor mode.




Figure 7-3. Buck (Resistor Mode)

7.3.3.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to supply an external LDO to generate standard 3.3-V or 5-V output rail with higher accuracies. The buck output voltage should be configured to 4-V or 5.7-V to provide extra headroom to support the external LDO for generating 3.3-V or 5-V rail as shown in Figure 7-4. This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.




Figure 7-4. Buck Regulator with External LDO

7.3.3.4 AVDD Power Sequencing from Buck Regulator

The AVDD LDO has an option of using the power supply from mixed mode buck regulator to reduce the device power dissipation. The power sequencing mode allows on-the-fly changeover of AVDD LDO input from DC mains (VM) to buck output (V_{BK}) as shown in Figure 7-5. This sequencing can be configured through the BUCK_PS_DIS bit . Power sequencing is supported only when buck output voltage is set to 5-V or 5.7-V.






Figure 7-5. AVDD Power Sequencing from Mixed Mode Buck Regulator

7.3.3.5 Mixed Mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage (V_{BK_REF}) which is internally generated depending on the buck-output voltage setting (BUCK_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ($V_{BK} < V_{BK_REF}$) or low ($V_{BK} > V_{BK_REF}$), the high-side power FET of the buck turns on and off respectively. An independent current control loop monitors the current in high-side power FET (I_{BK}) and turns off the high-side FET when the current becomes higher than the buck current limit (I_{BK_CL}). This implements a current limit control for the buck regulator. Figure 7-6 shows the architecture of the buck and various control/protection loops.




Figure 7-6. Buck Operation and Control Loops

7.3.3.6 Buck Undervoltage Protection

If at any time the voltage on the FB_BK pin (buck regulator output) falls lower than the V_{BK_UVLO} threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled . MCF8316A goes into reset state whenever buck UV event occurs, since the internal circuitry in MCF8316A is powered from the buck regulator output.

7.3.3.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the I_{BK_OCP} threshold for a time longer than the deglitch time (t_{OCP_DEG}), a buck OCP event is recognized. MCF8316A goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCF8316A is powered from the buck regulator output.

7.3.4 AVDD Linear Voltage Regulator

A 3.3-V, linear regulator is integrated into the MCF8316A and is available for use by external circuitry. The AVDD LDO regulator is used for powering up the internal circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other circuitry supporting low current (up to 20-mA). The output of the AVDD regulator should be bypassed near the AVDD pin with a X5R or X7R, 1-µF, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3-V.




Figure 7-7. AVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator with VM as supply (BUCK PS DIS = 1b)

$$P = (V_{VM} - V_{AVDD}) \times I_{AVDD} \tag{1}$$

For example, at a V_{VM} of 24-V, drawing 20-mA out of AVDD results in a power dissipation as shown in Equation 2.

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$
 (2)

Use Equation 3 to calculate the power dissipated in the device by the AVDD linear regulator with buck output as supply (BUCK_PS_DIS = 0b)



$$P = (V_{FB\ BK} - V_{AVDD}) \times I_{AVDD} \tag{3}$$

7.3.5 Charge Pump

Since the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to turn-on the high-side FETs. The MCF8316A integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors (C_{CP} , C_{FLY}) for operation. See the block diagram and pin descriptions for details on these capacitors (value, connection, and so forth).




Figure 7-8. Charge Pump

7.3.6 Slew Rate Control

An adjustable gate-drive current control for the MOSFETs in the output stage is provided to achieve configurable slew rate for EMI mitigation. The MOSFET VDS slew rate is a critical factor for optimizing radiated emissions, total energy and duration of diode recovery spikes and switching voltage transients related to parasitic elements of the PCB. This slew rate is predominantly determined by the control of the internal MOSFET gate current as shown in Figure 7-9.




Figure 7-9. Slew Rate Circuit Implementation

The slew rate of each half-bridge can be adjusted through SLEW_RATE settings. Slew rate can be configured as 25-V/\mu s , 50-V/\mu s , 125-V/\mu s or 200-V/\mu s . The slew rate is calculated by the rise-time and fall-time of the voltage on OUTx pin as shown in Figure 7-10.




Figure 7-10. Slew Rate Timings

7.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross conduction of the MOSFETs. The high-side and low-side MOSFETs are carefully controlled to avoid any shoot-through events by inserting a dead time (t_{dead}). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that the VGS of high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of same half-bridge as shown in Figure 7-11 and Figure 7-12 and vice versa.




Figure 7-11. Cross Conduction Protection




Figure 7-12. Dead Time



7.3.8 SPEED Control

The MCF8316A offers four methods of directly controlling the speed of the motor. The speed control method is configured by SPEED MODE. The speed command can be controlled in one of the following four ways.

- PWM input on SPEED pin by varying duty cycle of input signal
- · Frequency input on SPEED pin by varying frequency of input signal
- Analog input on SPEED pin by varying amplitude of input signal
- Over I²C by configuring DIGITAL_SPEED_CTRL register

The speed can also be indirectly controlled by varying the supply voltage (V_M).




Figure 7-13. Multiplexing the Speed Command

The signal path from SPEED pin input (or I²C based speed input) to output duty cycle (DUTY OUT) applied to FETs is shown in Figure 7-13.

Note

- 1. Any duty command (DUTY CMD from SPEED pin or I²C) or speed reference (SPEED REF from speed profiles) value set to < 1% will result in speed reference (SPEED REF) being clamped to zero and motor to be in stopped state.
- 2. If MAX_SPEED is set to 0, SPEED REF is clamped to zero (irrespective of DUTY CMD) and motor is in stopped state.

7.3.8.1 Analog-Mode Speed Control

Analog input based speed control can be configured by setting SPEED_MODE to 00b. In this mode, the duty command (DUTY CMD) varies with the analog voltage input on the SPEED pin(V_{SPEED}). When 0 < V_{SPEED} < V_{EN_SB} , DUTY CMD is set to zero and the motor is stopped. When V_{EN_SB} < V_{SPEED} < V_{ANA_FS} , DUTY CMD varies linearly with V_{SPEED} as shown in Figure 7-14 . When V_{SPEED} > V_{ANA_FS} , DUTY CMD is clamped to 100%.

Submit Document Feedback




Figure 7-14. Analog-Mode Speed Control

7.3.8.2 PWM-Mode Speed Control

PWM based speed control can be configured by setting SPEED_MODE to 01b. In this mode, the PWM duty cycle applied to the SPEED pin can be varied from 0 to 100% and duty command (DUTY CMD) varies linearly with the applied PWM duty cycle. DUTY CMD is set to zero and the motor is stopped when the PWM signal at SPEED pin stays < V_{DIG_IL} for longer than $t_{EN_SB_PWM}$. The frequency of the PWM input signal applied to the SPEED pin is defined as f_{PWM} and the range for this frequency can be configured through SPEED_RANGE_SEL.

Note

f_{PWM} is the frequency of the PWM signal the device can accept at SPEED pin to control motor speed. It does not correspond to the PWM output frequency that is applied to the motor phases. The PWM output frequency can be configured through PWM FREQ OUT (see Section 7.3.15).






Figure 7-15. PWM-Mode Speed Control

7.3.8.3 I²C based Speed Control

 I^2C based serial interface can be used for speed control by setting SPEED_MODE to 10b. In this mode, the duty command can be written directly into DIGITAL_SPEED_CTRL register and the SPEED pin can be independently used to control the sleep entry and exit. If SPEED pin input is < V_{EN_SL} for a time longer than SLEEP_ENTRY_TIME, MCF8316A enters sleep state irrespective of the I^2C duty command in DIGITAL_SPEED_CTRL register. When SPEED pin > V_{EX_SL} , MCF8316A exits sleep state and speed is controlled through DIGITAL_SPEED_CTRL register. If DIGITAL_SPEED_CTRL register is set to 0 and SPEED pin > V_{EX_SL} , MCF8316A is in standby state.

7.3.8.4 Frequency-Mode Speed Control

Frequency based speed control is configured by setting SPEED_MODE to 11b. In this mode, duty command varies linearly as a function of the frequency of the square wave input at SPEED pin as given in Equation 4. Input frequency greater than INPUT_MAXIMUM_FREQ clamps the duty command to 100%. The duty command is set to zero and the motor is stopped when the frequency signal at SPEED pin stays < V_{DIG_IL} for longer than $t_{EN\ SB\ FREQ}$.

Duty command = Frequency at SPEED pin / INPUT_MAXIMUM_FREQ * 100 (4)

7.3.8.5 Speed Profiles

MCF8316A supports three different kinds of speed profiles(linear, step, forward-reverse) to enable a variety of end-user applications. The different speed profiles can be configured through SPEED_PROFILE_CONFIG. When SPEED_PROFILE_CONFIG is set to 00b, the speed reference is the same as the duty command.

7.3.8.5.1 Linear Speed Profiles

Note

For all types of speed profiles, duty command = 0 stops the motor irrespective of the speed profile register settings.




Figure 7-16. Linear Speed Profiles

Linear speed profiles can be configured by setting SPEED_PROFILE_CONFIG to 01b. Linear speed profiles feature speed references which change linearly between SPEED_CLAMP1 and SPEED_CLAMP2 with different slopes which can be set by configuring DUTY_x and SPEED_x combination.

- DUTY_ON1 configures the duty command above which MCF8316A starts driving the motor (to speed reference set by SPEED_CLAMP1) when the current speed reference is zero. When current speed reference is zero and duty command is below DUTY_ON1, MCF8316A continues to be in off state and motor is stationary.
- DUTY_OFF1 configures the duty command below which the speed reference changes to SPEED_OFF1, if SPEED_OFF1 > SPEED_CLAMP1. If SPEED_OFF1 < SPEED_CLAMP1, speed reference is set to SPEED_CLAMP1.
- DUTY_CLAMP1 configures the duty command till which speed reference will be constant. SPEED_CLAMP1 configures this constant speed reference between between DUTY_OFF1 and DUTY_CLAMP1.
- DUTY_A configures the duty command for speed reference SPEED_A. The speed reference changes linearly between DUTY CLAMP1 and DUTY A.
- DUTY_B configures the duty command for speed reference SPEED_B. The speed reference changes linearly between DUTY_A and DUTY_B.
- DUTY_C configures the duty command for speed reference SPEED_C. The speed reference changes linearly between DUTY_B and DUTY_C.
- DUTY_D configures the duty command for speed reference SPEED_D. The speed reference changes linearly between DUTY_C and DUTY_D.
- DUTY_E configures the duty command for speed reference SPEED_E. The speed reference changes linearly between DUTY_D and DUTY_E.
- DUTY_CLAMP2 configures the duty command above which the speed reference will be constant at SPEED_CLAMP2. SPEED_CLAMP2 configures this constant speed reference between DUTY_CLAMP2 and DUTY_OFF2. The speed reference changes linearly between DUTY_E and DUTY_CLAMP2.



- DUTY_ON2 configures the duty command below which MCF8316A starts driving the motor (to speed reference set by SPEED_CLAMP2) when the current speed reference is zero. When current speed reference is zero and duty command is above DUTY_ON1, MCF8316A continues to be in off state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference will change from SPEED_CLAMP2 to SPEED_OFF2.

7.3.8.5.2 Staircase Speed Profiles




Figure 7-17. Staircase Speed Profiles

Staircase speed profiles can be configured by setting SPEED_PROFILE_CONFIG to b10. Staircase speed profiles feature speed changes in steps between SPEED_CLAMP1 and SPEED_CLAMP2. DUTY_x and SPEED x configures the speed and duty command at which the step is increased

- DUTY_ON1 configures the duty command above which MCF8316A starts driving the motor (to speed reference set by SPEED_CLAMP1) when the current speed reference is zero. When current speed reference is zero and duty command is below DUTY_ON1, MCF8316A continues to be in off state and motor is stationary.
- DUTY_OFF1 configures the duty command below which the speed reference changes from SPEED_CLAMP1 to SPEED_OFF1, if SPEED_OFF1 > SPEED_CLAMP1. If SPEED_OFF1 < SPEED_CLAMP1, speed reference is set to SPEED_CLAMP1.
- DUTY_CLAMP1 configures the duty command till which speed reference will be constant. SPEED_CLAMP1 configures this constant speed reference between DUTY_OFF1 and DUTY_CLAMP1.
- DUTY_A configures the duty command for speed reference SPEED_A. There is a step change in speed reference from SPEED_CLAMP1 to SPEED_A at DUTY_CLAMP1.
- DUTY_B configures the duty command for speed reference SPEED_B. There is a step change in speed reference from SPEED_A to SPEED_B at DUTY_A.
- DUTY_C configures the duty command for speed reference SPEED_C. There is a step change in speed reference from SPEED_B to SPEED_C at DUTY_B.

Submit Document Feedback

- www.ti.com
- DUTY_D configures the duty command for speed reference SPEED_D. There is a step change in speed reference from SPEED C to SPEED D at DUTY C.
- DUTY E configures the duty command for speed reference SPEED E. There is a step change in speed reference from SPEED D to SPEED E at DUTY D.
- DUTY CLAMP2 configures the duty command above which the speed reference will be constant at SPEED_CLAMP2. SPEED_CLAMP2 configures this constant speed reference between DUTY_CLAMP2 and DUTY OFF2. There is a step change in speed reference from SPEED E to SPEED CLAMP2 at DUTY E.
- DUTY ON2 configures the duty command below which MCF8316A starts driving the motor (to speed reference set by SPEED CLAMP2) when the current speed reference is zero. When current speed reference is zero and duty command is above DUTY_ON1, MCF8316A continues to be in off state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference will change from SPEED CLAMP2 to SPEED OFF2.

7.3.8.5.3 Forward-Reverse Speed Profiles




Figure 7-18. Forward Reverse Speed Profiles

Forward-Reverse speed profiles can be configured by setting SPEED PROFILE CONFIG to b11. Forward-Reverse speed profiles feature direction change through adjusting the duty command. DUTY C configures duty command at which the direction will be changed. The Forward-Reverse speed profile can be used to eliminate the separate signal used to control the motor direction.

DUTY ON1 configures the duty command above which MCF8316A starts driving the motor in the forward direction (to speed reference set by SPEED CLAMP1) when the current speed reference is zero. When

current speed reference is zero and duty command is below DUTY_ON1, MCF8316A continues to be in off state and motor is stationary.

- DUTY_OFF1 configures the duty command below which the speed reference changes in the forward direction from SPEED_CLAMP1 to SPEED_OFF1, if SPEED_OFF1 > SPEED_CLAMP1. If SPEED_OFF1 < SPEED_CLAMP1, speed reference is set to SPEED_CLAMP1.
- DUTY_CLAMP1 configures the duty command at which speed reference will be the constant in forward direction. SPEED_CLAMP1 configures constant speed reference between DUTY_CLAMP1 and DUTY_OFF1.
- DUTY_A configures the duty command for speed reference SPEED_A. The speed reference changes linearly between DUTY_CLAMP1 and DUTY_A.
- DUTY_B configures the duty command above which MCF8316A will be in off state. The speed reference remains constant at SPEED_A between DUTY_A and DUTY_B.
- DUTY C configures the duty command at which the direction is changed
- DUTY_D configures the duty command above which the MCF8316A will be in running state in the reverse direction. SPEED_D configures constant speed reference between DUTY_D and DUTY_E.
- DUTY_CLAMP2 configures the duty command above which speed reference will be constant at SPEED_CLAMP2 in reverse direction. The speed reference changes linearly between DUTY_E and DUTY_CLAMP2.
- DUTY_ON2 configures the duty command below which MCF8316A starts driving the motor in the reverse
 direction (to speed reference set by SPEED_CLAMP2) when the current speed reference is zero. When
 current speed reference is zero and duty command is above DUTY_ON1, MCF8316A continues to be in off
 state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference changes in the reverse direction from SPEED CLAMP2 to SPEED OFF2.

7.3.9 Starting the Motor Under Different Initial Conditions

The motor can be in one of three states when MCF8316A begins the start-up process. The motor may be stationary, spinning in the forward direction, or spinning in the reverse direction. The MCF8316A includes a number of features to allow for reliable motor start-up under all of these conditions. Figure 7-19 shows the motor start-up flow for each of the three initial motor states.




Figure 7-19. Starting the motor under different initial conditions

Note

"Forward" means "spinning in the same direction as the commanded direction", and "Reverse" means "spinning in the opposite direction as the commanded direction".

7.3.9.1 Case 1 - Motor is Stationary

If the motor is stationary, the commutation must be initialized to be in phase with the position of the motor. The MCF8316A provides various options to initialize the commutation logic to the motor position and reliably start the motor.

- The align and double align techniques force the motor into alignment by applying a voltage across a
 particular motor phase to force the motor to rotate in alignment with this phase.
- Initial position detect (IPD) determines the position of the motor based on the deterministic inductance variation, which is often present in BLDC motors.
- The slow first cycle method starts the motor by applying a low frequency cycle to align the rotor position to the applied commutation by the end of one electrical rotation.

MCF8316A also provides a configurable brake option to ensure the motor is stationary before initiating one of the above start-up methods. Device enters open loop acceleration after going through the configured start-up method.

7.3.9.2 Case 2 – Motor is Spinning in the Forward Direction

If the motor is spinning forward (same direction as the commanded direction) with sufficient speed (BEMF), the MCF8316A resynchronizes with the spinning motor and continues commutation by going directly to closed loop operation. If the motor speed is too low for closed loop operation, MCF8316A enters open loop operation to accelerate the motor till it reaches sufficient speed to enter closed loop operation. By resynchronizing to the spinning motor, the user achieves the fastest possible start-up time for this initial condition. This resynchronization feature can be enabled or disabled through RESYNC_EN. If resynchronization is disabled, the MCF8316A can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

7.3.9.3 Case 3 – Motor is Spinning in the Reverse Direction

If the motor is spinning in the reverse direction (the opposite direction as the commanded direction), the MCF8316A provides several methods to change the direction and drive the motor to the target speed reference in the commanded direction.

The reverse drive method allows the motor to be driven so that it decelerates through zero speed. The motor achieves the shortest possible spin-up time when spinning in the reverse direction.

If reverse drive is not enabled, then the MCF8316A can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

Note

Take care when using the reverse drive or brake feature to ensure that the current is limited to an acceptable level and that the supply voltage does not surge as a result of energy being returned to the power supply.



7.3.10 Motor Start Sequence (MSS)

Figure 7-20 shows the motor-start sequence implemented in the MCF8316A device.




Figure 7-20. Motor Starting-up Flow

Power-On State

This is the initial state of the Motor Start Sequence (MSS). The MSS starts in this state on initial power-up or whenever the MCF8316A device comes out of standby or sleep mode.



DIR Change &&

Judgement

In MCF8316A, if direction change command is detected and

DIR_CHANGE_MODE = 0b DIR CHANGE MODE is set to 0b during any state (including closed loop), the

device re-starts the MSS.

ISD_EN Judgement After power-on, the MCF8316A MSS enters the ISD_EN judgement where it

checks to see if the initial speed detect (ISD) function is enabled (ISD EN = 1b). If ISD is disabled, the MSS proceeds directly to the BRAKE_EN judgement. If

ISD is enabled, MSS advances to the ISD (Is Motor Stationary) state.

ISD State The MSS determines the initial condition (speed, direction of spin) of the motor

(see Initial Speed Detect (ISD)). If motor is deemed to be stationary (motor BEMF < STAT DETECT THR), the MSS proceeds to BRAKE EN judgement. If the

motor is not stationary, MSS proceeds to verify the direction of spin.

Direction of Spin Judgement

The MSS determines whether the motor is spinning in the forward or the reverse direction. If the motor is spinning in the forward direction, the MCF8316A proceeds to the RESYNC EN judgement. If the motor is spinning in the reverse

direction, the MSS proceeds to the RVS DR EN judgement.

If RESYNC_EN is set to 1b, MCF8316A proceeds to Speed > Open to Closed **RESYNC_EN Judgement**

Loop Handoff (Resync) judgement. If RESYNC EN is set to 0b, MSS proceeds to

HIZ EN judgement.

Speed > Open to Closed Loop Handoff (Resync)

Judgement

If motor speed > OPN CL HANDOFF THR, MCF8316A uses the speed and position information from the ISD state to transition to the closed loop state (see Motor Resynchronization) directly. If motor speed < OPN_CL_HANDOFF_THR,

MCF8316A transitions to open loop state.

RVS_DR_EN Judgement

The MSS checks to see if the reverse drive function is enabled (RVS DR EN = 1). If it is enabled, the MSS transitions to check speed of the motor in reverse direction. If the reverse drive function is not enabled, the MSS advances to the

HIZ EN judgement.

Speed > Open to Closed Loop Handoff (Reverse)

Judgement

The MSS checks to see if the reverse speed is high enough for MCF8316A to decelerate in closed loop. Till the speed (in reverse direction) is high enough, MSS stays in reverse closed loop deceleration. If speed is too low, then the MSS transitions to reverse open loop deceleration.

Reverse Closed Loop, **Open Loop Deceleration**

The MCF8316A resynchronizes in the reverse direction, decelerates the motor in closed loop till motor speed falls below the handoff threshold. (see Reverse and Zero Speed Crossover Drive). When motor speed in reverse direction is too low, the MCF8316A switches to open-loop, decelerates the motor in open-loop, crosses zero speed, and accelerates in the forward direction in open-loop before entering closed loop operation after motor speed is sufficiently high.

HIZ_EN Judgement

The MSS checks to determine whether the coast (Hi-Z) function is enabled (HIZ EN =1). If the coast function is enabled, the MSS advances to the coast routine. If the coast function is disabled, the MSS advances to the BRAKE EN judgement.

Coast (Hi-Z) Routine

The device coasts the motor by turning OFF all six MOSFETs for a certain time

configured by HIZ TIME.

BRAKE_EN Judgement The MSS checks to determine whether the brake function is enabled

> (BRAKE EN =1). If the brake function is enabled, the MSS advances to the brake routine. If the brake function is disabled, the MSS advances to the motor

start-up state (see Section 7.3.10.4).

Brake Routine MCF8316A implements a brake by turning on all three (high-side or low-side)

MOSFETS for BRK TIME. Brake is applied either using high-side or low-side

MOSFETs based on BRK_MODE configuration.

Closed Loop State In this state, the MCF8316A drives the motor with FOC.

7.3.10.1 Initial Speed Detect (ISD)

The ISD function is used to identify the initial condition of the motor and is enabled by setting ISD_EN to 1b. The initial speed, position and direction is determined by sampling the phase voltage through the internal ADC. ISD can be disabled by setting ISD_EN to 0b. If the function is disabled (ISD_EN set to 0b), the MCF8316A does not perform the initial speed detect function and proceeds to check if the brake routine (BRAKE_EN) is enabled.

7.3.10.2 Motor Resynchronization

The motor resynchronization function works when the ISD and resynchronization functions are both enabled and the device determines that the initial state of the motor is spinning in the forward direction (same direction as the commanded direction). The speed and position information measured during ISD are used to initialize the drive state of the MCF8316A, which can transition directly into closed loop (or open loop if motor speed is not sufficient for closed loop operation) state without needing to stop the motor. In the MCF8316A, motor resynchronization can be enabled/disabled through RESYNC_EN bit. If motor resynchronization is disabled, the device proceeds to check if the motor coast (Hi-Z) routine is enabled.

7.3.10.3 Reverse Drive

The MCF8316A uses the reverse drive function to change the direction of the motor rotation when ISD_EN and RVS_DR_EN are both set to 1b and the ISD determines the motor spin direction to be opposite to that of the commanded direction. Reverse drive includes synchronizing with the motor speed in the reverse direction, reverse decelerating the motor through zero speed, changing direction, and accelerating in open loop in forward (or commanded) direction until the device transitions into closed loop in forward direction (see Figure 7-21). MCF8316A provides the option of using the forward direction parameters or a separate set of reverse drive parameters by configuring REV_DRV_CONFIG.




Figure 7-21. Reverse Drive Function

7.3.10.3.1 Reverse Drive Tuning

MCF8316A provides the option of tuning the open to closed loop handoff threshold, open loop acceleration (and deceleration) rates and open loop current limit in reverse drive to values different to those used in forward drive operation; the reverse drive specific parameters can be used by setting REV_DRV_CONFIG to 1b. If REV_DRV_CONFIG is set to 0b, MCF8316A uses the equivalent parameters configured for forward drive operation during the reverse drive operation too.

The speed at which motor would enter the open loop in reverse direction can be configured using REV_DRV_HANDOFF_THR. For a smooth transition without jerks or loss of synchronism, user can

configure an appropriate current limit when the motor is spinning in open loop during speed reversal using REV_DRV_OPEN_LOOP_CURRENT. The open loop acceleration rates for the forward direction during speed reversal are defined using REV_DRV_OPEN_LOOP_ACCEL_A1 and REV_DRV_OPEN_LOOP_ACCEL_A2. The reverse drive open loop deceleration rate, when the motor is decelerating in the opposite direction to zero speed, can be configured as a percentage of reverse drive open loop acceleration using REV_DRV_OPEN_LOOP_DEC.

7.3.10.4 Motor Start-up

There are different options available for motor start-up from a stationary position and these options can be configured by MTR_STARTUP. In align and double align mode, the motor is aligned to a known position by injecting a DC current. In IPD mode, the rotor position is estimated by applying 6 different high-frequency pulses. In slow first cycle mode, the motor is started by applying a low frequency cycle.

7.3.10.4.1 Align

Align is enabled by configuring MTR_STARTUP to 00b. The MCF8316A aligns the motor by injecting a DC current through a particular phase pattern for a certain time configured by ALIGN_TIME. The phase pattern during align is generated based on ALIGN_ANGLE. In the MCF8316A, the current limit during align is configured through ALIGN_OR_SLOW_CURRENT LIMIT.

A fast change in the phase current may result in a sudden change in the driving torque and this could result in acoustic noise. To avoid this, the MCF8316A ramps up the current from 0 to the current limit at a configurable ramp rate set by ALIGN_SLOW_RAMP_RATE. At the end of align routine the motor, will be aligned at the known position.

7.3.10.4.2 Double Align

Double align is enabled by configuring MTR_STARTUP to 01b. Single align is not reliable when the initial position of the rotor is 180° out of phase with the applied phase pattern. In this case, it is possible to have start-up failures using single align. In order to improve the reliability of align based start-up, the MCF8316A provides the option of double align start-up. In double align start-up, MCF8316A uses a phase pattern for the second align that is 90° ahead of the first align phase pattern. In double align, relevant parameters like align time, current limit, ramp rate are the same as in the case of single align - two different phase patterns are applied in succession with the same parameters to ensure that the motor will be aligned to a known position irrespective of initial rotor position.

7.3.10.4.3 Initial Position Detection (IPD)

Initial Position Detection (IPD) can be enabled by configuring MTR_STARTUP to 10b. In IPD, inductive sense method is used to determine the initial position of the motor using the spatial variation in the motor inductance.

Align or double align may result in the motor spinning in the reverse direction before starting open loop acceleration. IPD can be used in such applications where reverse rotation of the motor is unacceptable. IPD does not wait for the motor to align with the commutation and therefore can allow for a faster motor start-up sequence. IPD works well when the inductance of the motor varies as a function of position. IPD works by pulsing current in to the motor and hence can generate acoustics which must be taken into account when determining the best start-up method for a particular application.

7.3.10.4.3.1 IPD Operation

IPD operates by sequentially applying six different phase patterns according to the following sequence: BC-> CB-> AB-> BA-> CA-> AC (see Figure 7-22). When the current reaches the threshold configured by IPD_CURR_THR, the MCF8316A stops driving the particular phase pattern and measures the time taken to reach the current threshold from when the particular phase pattern was applied. Thus, the time taken to reach IPD_CURR_THR is measured for all six phase patterns - this time varies as a function of the inductance in the motor windings. The state with the shortest time represents the state with the minimum inductance. The minimum inductance is because of the alignment of the north pole of the motor with this particular driving state.






Figure 7-22. IPD Function

7.3.10.4.3.2 IPD Release Mode

Two modes are available for configuring the way the MCF8316A stops driving the motor when the current threshold is reached. The recirculate (or brake) mode is selected if IPD_RLS_MODE = 0b. In this configuration, the low-side (LSC) MOSFET remains ON to allow the current to recirculate between the MOSFET (LSC) and body diode (LSA) (see Figure 7-23). Hi-Z mode is selected if IPD_RLS_MODE = 1b. In Hi-Z mode, both the high-side (HSA) and low-side (LSC) MOSFETs are turned OFF and the current recirculates through the body diodes back to the power supply (see Figure 7-24).

In the Hi-Z mode, the phase current has a faster settle-down time, but that can result in a voltage increase on V_M . The user must manage this with an appropriate selection of either a clamp circuit or by providing sufficient capacitance between V_M and GND to absorb the energy. If the voltage surge cannot be contained or if it is unacceptable for the application, recirculate mode must be used. When using the recirculate mode, select the IPD_CLK_FREQ appropriately to give the current in the motor windings enough time to decay to to 0-A before the next IPD phase pattern is applied.




Figure 7-23. IPD Release Mode 0




Figure 7-24. IPD Release Mode 1

7.3.10.4.3.3 IPD Advance Angle

After the initial position is detected, the MCF8316A begins driving the motor in open loop at an angle specified by IPD ADV ANGLE.

Advancing the drive angle anywhere from 0° to 180° results in positive torque. Advancing the drive angle by 90° results in maximum initial torque. Applying maximum initial torque could result in uneven acceleration to the rotor. Select the IPD_ADV_ANGLE to allow for smooth acceleration in the application (see Figure 7-25).




Figure 7-25. IPD Advance Angle

7.3.10.4.4 Slow First Cycle Startup

Slow First Cycle start-up is enabled by configuring MTR_STARTUP to 11b. In slow first cycle start-up, the MCF8316A starts motor commutation at a frequency defined by SLOW_FIRST_CYCLE_FREQ. The frequency configured is used only for first cycle, and then the motor commutation follows acceleration profile configured by open loop acceleration coefficients A1 and A2. The slow first cycle frequency has to be configured to be slow enough to allow motor to synchronize with the commutation sequence. This mode is useful when fast startup is desired as it significantly reduces the align time.

7.3.10.4.5 Open loop

Upon completing the motor position initialization with either align, double align, IPD or slow first cycle, the MCF8316A begins to accelerate the motor in open loop. During open loop, the speed is increased with a fixed current limit. In open loop, the control PI loops for I_q and I_d actively control the currents. The angle during open loop is provided from the ramp generator as shown in Figure 7-26






Figure 7-26. Open Loop

In MCF8316A, the current limit threshold is configured through OL_ILIMIT_CONFIG and is set by ILIMIT or OL_ILIMIT based on configuration of OL_ILIMIT_CONFIG. The function of the open-loop operation is to drive the motor to a speed at which the motor generates sufficient BEMF to allow the back-EMF observer to accurately detect the position of the rotor. The motor is accelerated in open loop and speed at any given time is determined by Equation 5. In MCF8316A, open loop acceleration coefficients, A1 and A2 are configured through OL_ACC_A1 and OL_ACC_A2 respectively.


Speed(t) = A1 * t + 0.5 * A2 *
$$t^2$$
 (5)

7.3.10.4.6 Transition from Open to Closed Loop

Once the motor has reached a sufficient speed for the back-EMF observer to estimate the angle and speed of the motor, the MCF8316A transitions into closed loop state. This handoff speed is automatically determined based on the measured back-EMF and motor speed. Users also have an option to manually set the handoff speed by configuring OPN_CL_HANDOFF_THR and setting AUTO_HANDOFF_EN to 0b. In order to have smooth transition and avoid speed transients, the theta_error (Θ_{gen} - Θ_{est}) is decreased linearly after transition. The ramp rate of theta_error reduction can be configured using THETA_ERROR_RAMP_RATE. If the current limit set during the open loop is high and if it is not reduced before transition to closed loop, the motor speed may momentarily rise to higher values than SPEED_REF after transition into closed loop. In order to avoid such speed variations, configure the IQ_RAMP_EN to 1b, so that i_{q_ref} decreases prior to transition into closed loop. However if the final speed reference (SPEED_REF) is more than two times the open loop to closed loop hand off speed (OPN_CL_HANDOFF_THR), then i_{q_ref} is not decreased independent of the IQ_RAMP_EN setting, to enable faster motor acceleration.

After hand off to closed loop at a sufficient speed, there could be still some theta error, as the estimators may not be fully aligned. A slow acceleration can be used after the open loop to closed loop transition, ensuring that the theta error reduces to zero. The slow acceleration can be configured using CL SLOW ACC.

Figure 7-27 shows the control sequence in open to closed loop transition. The current i_{q_ref} reduces to a lower value in current decay region, if IQ_RAMP_EN is set to 1b. If IQ_RAMP_EN is set to 0b, then the current decay region will not be present in the transition sequence.



I. Open Loop Acceleration, II. Current Decay, III. Closed loop slow acceleration IV. Closed loop acceleration, V. Closed loop steady state

Figure 7-27. Control Sequence in Open to Closed Loop Transition




Figure 7-28. Open to Closed Loop Transition Control Block Diagram

7.3.11 Closed Loop Operation

The MCF8316A drives the motor using Field Oriented Control (FOC) as shown in Figure 7-29. In closed loop operation, the motor angle (Θ_{est}) and speed (Speed_meas) are estimated using the back-EMF observer. The speed and current regulation are achieved using PI control loop. In order to achieve maximum efficiency, the direct axis current is set to zero ($I_{d_ref} = 0$), which will ensure that stator and rotor field are orthogonal (90° out of phase) to each other.






Figure 7-29. Closed Loop FOC Control

7.3.11.1 Closed Loop Acceleration/Deceleration Slew Rate

During closed loop acceleration/deceleration, MCF8316A provides the option of configuring the slew rate of the speed reference input to the speed PI controller (SPEED_REF_SLEW in Closed Loop FOC Control). This allows for a linear change in speed reference input (SPEED_REF_SLEW) even when there is a step change in speed reference (SPEED_REF from PWM or I²C) as seen in Closed Loop Acceleration/Deceleration Slew Rate. This slew rate can be configured so as to prevent sudden changes in the torque applied to the motor which could result in acoustic noise. The closed loop acceleration/deceleration slew rate parameter, CL_ACC/CL_DEC, sets the slew rate of SPEED_REF_SLEW during acceleration and deceleration (non-AVS) respectively.

Figure 7-30. Closed Loop Acceleration/Deceleration Slew Rate

7.3.11.2 Speed PI Control

The integrated speed control loop helps maintain a constant speed over varying operating conditions. The K_p and K_i coefficients are configured through SPD_LOOP_KP and SPD_LOOP_KI. The output of the speed loop is used to generate the current reference for torque control (I_{q_ref}). The output of the speed loop is limited to implement a current limit. The current limit is set by configuring ILIMIT. When output of the speed loop saturates, the integrator is disabled to prevent integral wind-up.

SPEED_REF is derived from the duty command input and speed profiles configured by the user and SPEED MEAS is the estimated speed from the back-EMF observer.




Figure 7-31. Speed PI Control

7.3.11.3 Current PI Control

The MCF8316A has two PI controllers, one each for I_d and I_q to control flux and torque separately. K_p and K_i coefficients are the same for both PI controllers and are configured through CURR_LOOP_KP and CURR_LOOP_KI. The outputs of the current control loops are used to generate voltage signals V_d and V_q to be applied to the motor. The outputs of the current loops are clamped to supply voltage V_M . I_d current PI loop is executed first and output of I_d current PI loop V_d is checked for saturation. When the output of the current loop saturates, the integration is disabled to prevent integral wind-up.




Figure 7-32. I_d Current PI Control






Figure 7-33. Iq Current PI Control

7.3.11.4 Overmodulation

MCF8316A provides an overmodulation option to operate the motor at a higher speed at the same VM voltage by increasing the applied fundamental phase voltage by suitably modifying the applied PWM pattern - the higher fundamental phase voltage is accompanied by an increase in higher order harmonics. This feature can be enabled by setting OVERMODULATION_ENABLE to 1b.

7.3.12 Motor Parameters

The MCF8316A uses the motor resistance, motor inductance and motor back-EMF constant to estimate motor position when operating in closed loop. The MCF8316A has the capability of measuring these motor parameters in the offline state (see Motor Parameter Extraction Tool (MPET)). Offline measurement of parameters, when enabled, takes place before normal motor operation. The user can also disable the offline measurement and configure motor parameters through EEPROM. This feature of offline motor parameter measurement is useful to account for motor to motor variation during manufacturing.

7.3.12.1 Motor Resistance

For a wye-connected motor, the motor phase resistance refers to the resistance from the phase output to the center tap, R_{PH} (denoted as R_{PH} in Figure 7-34). For a delta-connected motor, the motor phase resistance refers to the equivalent phase to center tap in the wye configuration in Figure 7-34.




Figure 7-34. Motor Resistance

For both the delta-connected and the wye-connected motor, the easy way to get the equivalent R_{PH} is to measure the resistance between two phase terminals (R_{PH_PH}), and then divide this value by two, $R_{PH} = \frac{1}{2}$ R_{PH_PH} . In wye-connected motor, if user has access to center tap (CT), R_{PH} can also be measured between center tap (CT) and phase terminal.

Configure the motor resistance (R_{PH}) to a nearest value from Table 7-2.

Table 7-2. Motor Resistance Look-Up Table

Table 7-2. Motor Resistance Look-Up Table									
MOTOR_RES (HEX)	R _{PH} (Ω)	MOTOR_RES (HEX)	R _{PH} (Ω)	MOTOR_RES (HEX)	R _{PH} (Ω)	MOTOR_RES (HEX)	R _{PH} (Ω)		
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	0.145	0x80	0.465	0xC0	2.1		
0x01	0.006	0x41	0.150	0x81	0.470	0xC1	2.2		
0x02	0.007	0x42	0.155	0x82	0.475	0xC2	2.3		
0x03	0.008	0x43	0.160	0x83	0.480	0xC3	2.4		
0x04	0.009	0x44	0.165	0x84	0.485	0xC4	2.5		
0x05	0.010	0x45	0.170	0x85	0.490	0xC5	2.6		
0x06	0.011	0x46	0.175	0x86	0.495	0xC6	2.7		
0x07	0.012	0x47	0.180	0x87	0.50	0xC7	2.8		
0x08	0.013	0x48	0.185	0x88	0.51	0xC8	2.9		
0x09	0.014	0x49	0.190	0x89	0.52	0xC9	3.0		
0x0A	0.015	0x4A	0.195	0x8A	0.53	0xCA	3.2		
0x0B	0.016	0x4B	0.200	0x8B	0.54	0xCB	3.4		
0x0C	0.017	0x4C	0.205	0x8C	0.55	0xCC	3.6		
0x0D	0.018	0x4D	0.210	0x8D	0.56	0xCD	3.8		
0x0E	0.019	0x4E	0.215	0x8E	0.57	0xCE	4.0		
0x0F	0.020	0x4F	0.220	0x8F	0.58	0xCF	4.2		
0x10	0.022	0x50	0.225	0x90	0.59	0xD0	4.4		
0x11	0.024	0x51	0.230	0x91	0.60	0xD1	4.6		
0x12	0.026	0x52	0.235	0x92	0.61	0xD2	4.8		
0x13	0.028	0x53	0.240	0x93	0.62	0xD3	5.0		
0x14	0.030	0x54	0.245	0x94	0.63	0xD4	5.2		
0x15	0.032	0x55	0.250	0x95	0.64	0xD5	5.4		
0x16	0.034	0x56	0.255	0x96	0.65	0xD6	5.6		
0x17	0.036	0x57	0.260	0x97	0.66	0xD7	5.8		
0x18	0.038	0x58	0.265	0x98	0.67	0xD8	6.0		
0x19	0.040	0x59	0.270	0x99	0.68	0xD9	6.2		
0x1A	0.042	0x5A	0.275	0x9A	0.69	0xDA	6.4		
0x1B	0.044	0x5B	0.280	0x9B	0.70	0xDB	6.6		
0x1C	0.046	0x5C	0.285	0x9C	0.72	0xDC	6.8		
0x1D	0.048	0x5D	0.290	0x9D	0.74	0xDD	7.0		
0x1E	0.050	0x5E	0.295	0x9E	0.76	0xDE	7.2		
0x1F	0.052	0x5F	0.300	0x9F	0.78	0xDF	7.4		
0x20	0.054	0x60	0.305	0xA0	0.80	0xE0	7.6		
0x21	0.056	0x61	0.310	0xA1	0.82	0xE1	7.8		
0x22	0.058	0x62	0.315	0xA2	0.84	0xE2	8.0		
0x23	0.060	0x63	0.320	0xA3	0.86	0xE3	8.2		
0x24	0.062	0x64	0.325	0xA4	0.88	0xE4	8.4		
0x25	0.064	0x65	0.330	0xA5	0.90	0xE5	8.6		
0x26	0.066	0x66	0.335	0xA6	0.92	0xE6	8.8		
0x27	0.068	0x67	0.340	0xA7	0.94	0xE7	9		
0x28	0.070	0x68	0.345	0xA8	0.96	0xE8	9.2		

Table 7-2. Motor Resistance Look-Up Table (continued)

		able 1-2. Wiotoi	1 toolotarioo	LOCK OF TUBIO	(oonanaoa)		
MOTOR_RES (HEX)	R _{PH} (Ω)						
0x29	0.072	0x69	0.350	0xA9	0.98	0xE9	9.4
0x2A	0.074	0x6A	0.355	0xAA	1.00	0xEA	9.6
0x2B	0.076	0x6B	0.360	0xAB	1.05	0xEB	9.8
0x2C	0.078	0x6C	0.365	0xAC	1.10	0xEC	10.0
0x2D	0.080	0x6D	0.370	0xAD	1.15	0xED	10.5
0x2E	0.082	0x6E	0.375	0xAE	1.20	0xEE	11.0
0x2F	0.084	0x6F	0.380	0xAF	1.25	0xEF	11.5
0x30	0.086	0x70	0.385	0xB0	1.30	0xF0	12.0
0x31	0.088	0x71	0.390	0xB1	1.35	0xF1	12.5
0x32	0.090	0x72	0.395	0xB2	1.40	0xF2	13.0
0x33	0.092	0x73	0.400	0xB3	1.45	0xF3	13.5
0x34	0.094	0x74	0.405	0xB4	1.50	0xF4	14.0
0x35	0.096	0x75	0.410	0xB5	1.55	0xF5	14.5
0x36	0.098	0x76	0.415	0xB6	1.60	0xF6	15.0
0x37	0.100	0x77	0.420	0xB7	1.65	0xF7	15.5
0x38	0.105	0x78	0.425	0xB8	1.70	0xF8	16.0
0x39	0.110	0x79	0.430	0xB9	1.75	0xF9	16.5
0x3A	0.115	0x7A	0.435	0xBA	1.80	0xFA	17.0
0x3B	0.120	0x7B	0.440	0xBB	1.85	0xFB	17.5
0x3C	0.125	0x7C	0.445	0xBC	1.90	0xFC	18.0
0x3D	0.130	0x7D	0.450	0xBD	1.95	0xFD	18.5
0x3E	0.135	0x7E	0.455	0xBE	2.00	0xFE	19.0
0x3F	0.140	0x7F	0.460	0xBF	2.05	0xFF	20.0

7.3.12.2 Motor Inductance

For a wye-connected motor, the motor phase inductance refers to the inductance from the phase output to the center tap, L_{PH} (denoted as L_{PH} in Figure 7-35). For a delta-connected motor, the motor phase inductance refers to the equivalent phase to center tap in the wye configuration in Figure 7-35.




Figure 7-35. Motor Inductance

For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent L_{PH} is to measure the inductance between two phase terminals (L_{PH_PH}), and then divide this value by two, $L_{PH} = \frac{1}{2}$ L_{PH_PH} . In wye-connected motor, if user has access to center tap (CT), L_{PH} can also be measured between center tap (CT) and phase terminal.

Configure the motor inductance (L_{PH}) to a nearest value from Table 7-3.

Table 7-3. Motor Inductance Look-Up Table

Table 7-3. Motor Inductance Look-Up Table									
MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)		
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	0.145	0x80	0.465	0xC0	2.1		
0x01	0.006	0x41	0.150	0x81	0.470	0xC1	2.2		
0x02	0.007	0x42	0.155	0x82	0.475	0xC2	2.3		
0x03	0.008	0x43	0.160	0x83	0.480	0xC3	2.4		
0x04	0.009	0x44	0.165	0x84	0.485	0xC4	2.5		
0x05	0.010	0x45	0.170	0x85	0.490	0xC5	2.6		
0x06	0.011	0x46	0.175	0x86	0.495	0xC6	2.7		
0x07	0.012	0x47	0.180	0x87	0.50	0xC7	2.8		
0x08	0.013	0x48	0.185	0x88	0.51	0xC8	2.9		
0x09	0.014	0x49	0.190	0x89	0.52	0xC9	3.0		
0x0A	0.015	0x4A	0.195	0x8A	0.53	0xCA	3.2		
0x0B	0.016	0x4B	0.200	0x8B	0.54	0xCB	3.4		
0x0C	0.017	0x4C	0.205	0x8C	0.55	0xCC	3.6		
0x0D	0.018	0x4D	0.210	0x8D	0.56	0xCD	3.8		
0x0E	0.019	0x4E	0.215	0x8E	0.57	0xCE	4.0		
0x0F	0.020	0x4F	0.220	0x8F	0.58	0xCF	4.2		
0x10	0.022	0x50	0.225	0x90	0.59	0xD0	4.4		
0x11	0.024	0x51	0.230	0x91	0.60	0xD1	4.6		
0x12	0.026	0x52	0.235	0x92	0.61	0xD2	4.8		
0x13	0.028	0x53	0.240	0x93	0.62	0xD3	5.0		
0x14	0.030	0x54	0.245	0x94	0.63	0xD4	5.2		
0x15	0.032	0x55	0.250	0x95	0.64	0xD5	5.4		
0x16	0.034	0x56	0.255	0x96	0.65	0xD6	5.6		
0x17	0.036	0x57	0.260	0x97	0.66	0xD7	5.8		
0x18	0.038	0x58	0.265	0x98	0.67	0xD8	6.0		
0x19	0.040	0x59	0.270	0x99	0.68	0xD9	6.2		
0x1A	0.042	0x5A	0.275	0x9A	0.69	0xDA	6.4		
0x1B	0.044	0x5B	0.280	0x9B	0.70	0xDB	6.6		
0x1C	0.046	0x5C	0.285	0x9C	0.72	0xDC	6.8		
0x1D	0.048	0x5D	0.290	0x9D	0.74	0xDD	7.0		
0x1E	0.050	0x5E	0.295	0x9E	0.76	0xDE	7.2		
0x1F	0.052	0x5F	0.300	0x9F	0.78	0xDF	7.4		
0x20	0.054	0x60	0.305	0xA0	0.80	0xE0	7.6		
0x21	0.056	0x61	0.310	0xA1	0.82	0xE1	7.8		
0x22	0.058	0x62	0.315	0xA2	0.84	0xE2	8.0		
0x23	0.060	0x63	0.320	0xA3	0.86	0xE3	8.2		
0x24	0.062	0x64	0.325	0xA4	0.88	0xE4	8.4		
0x25	0.064	0x65	0.330	0xA5	0.90	0xE5	8.6		
0x26	0.066	0x66	0.335	0xA6	0.92	0xE6	8.8		
0x27	0.068	0x67	0.340	0xA7	0.94	0xE7	9		
0x28	0.070	0x68	0.345	0xA8	0.96	0xE8	9.2		



Table 7-3. Motor Inductance Look-Up Table (continued)

MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)	MOTOR_IND (HEX)	L _{PH} (mH)
0x29	0.072	0x69	0.350	0xA9	0.98	0xE9	9.4
0x2A	0.074	0x6A	0.355	0xAA	1.00	0xEA	9.6
0x2B	0.076	0x6B	0.360	0xAB	1.05	0xEB	9.8
0x2C	0.078	0x6C	0.365	0xAC	1.10	0xEC	10.0
0x2D	0.080	0x6D	0.370	0xAD	1.15	0xED	10.5
0x2E	0.082	0x6E	0.375	0xAE	1.20	0xEE	11.0
0x2F	0.084	0x6F	0.380	0xAF	1.25	0xEF	11.5
0x30	0.086	0x70	0.385	0xB0	1.30	0xF0	12.0
0x31	0.088	0x71	0.390	0xB1	1.35	0xF1	12.5
0x32	0.090	0x72	0.395	0xB2	1.40	0xF2	13.0
0x33	0.092	0x73	0.400	0xB3	1.45	0xF3	13.5
0x34	0.094	0x74	0.405	0xB4	1.50	0xF4	14.0
0x35	0.096	0x75	0.410	0xB5	1.55	0xF5	14.5
0x36	0.098	0x76	0.415	0xB6	1.60	0xF6	15.0
0x37	0.100	0x77	0.420	0xB7	1.65	0xF7	15.5
0x38	0.105	0x78	0.425	0xB8	1.70	0xF8	16.0
0x39	0.110	0x79	0.430	0xB9	1.75	0xF9	16.5
0x3A	0.115	0x7A	0.435	0xBA	1.80	0xFA	17.0
0x3B	0.120	0x7B	0.440	0xBB	1.85	0xFB	17.5
0x3C	0.125	0x7C	0.445	0xBC	1.90	0xFC	18.0
0x3D	0.130	0x7D	0.450	0xBD	1.95	0xFD	18.5
0x3E	0.135	0x7E	0.455	0xBE	2.00	0xFE	19.0
0x3F	0.140	0x7F	0.460	0xBF	2.05	0xFF	20.0

7.3.12.3 Motor Back-EMF constant

The back-EMF constant describes the motor phase-to-neutral back-EMF voltage as a function of the motor speed. For a wye-connected motor, the motor BEMF constant refers to the BEMF as a function of time from the phase output to the center tap, Kt_{PH_N} (denoted as Kt_{PH_N} in Figure 7-36). For a delta-connected motor, the motor BEMF constant refers to the equivalent phase to center tap in the wye configuration in Figure 7-36.




Figure 7-36. Motor back-EMF constant

For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent Kt_{PH_N} is to measure the peak value of BEMF on scope for one electrical cycle between two phase terminals (E_{PH}) , and then multiply by time duration of one electrical cycle and in order to convert from phase-to-phase to phase-to-neutral divide by sqrt(3) as shown in Equation 6 .

$$Kt_{PH N} = \frac{1}{\sqrt{3}} \times E_{PH} \times t_E \tag{6}$$

Configure the motor BEMF constant ($Kt_{PH\ N}$) to a nearest value from Table 7-4.

Table 7-4. Motor BEMF constant Look-Up Table

MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEM F_CONST (HEX)	Kt _{PH_N} (mV/Hz)
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	14.5	0x80	46.5	0xC0	210
0x01	0.6	0x41	15.0	0x81	47.0	0xC1	220
0x02	0.7	0x42	15.5	0x82	47.5	0xC2	230
0x03	0.8	0x43	16.0	0x83	48.0	0xC3	240
0x04	0.9	0x44	16.5	0x84	48.5	0xC4	250
0x05	1.0	0x45	17.0	0x85	49.0	0xC5	260
0x06	1.1	0x46	17.5	0x86	49.5	0xC6	270
0x07	1.2	0x47	18.0	0x87	50.0	0xC7	280
80x0	1.3	0x48	18.5	0x88	51	0xC8	290
0x09	1.4	0x49	19.0	0x89	52	0xC9	300
0x0A	1.5	0x4A	19.5	0x8A	53	0xCA	320
0x0B	1.6	0x4B	20.0	0x8B	54	0xCB	340
0x0C	1.7	0x4C	20.5	0x8C	55	0xCC	360
0x0D	1.8	0x4D	21.0	0x8D	56	0xCD	380
0x0E	1.9	0x4E	21.5	0x8E	57	0xCE	400
0x0F	2.0	0x4F	22.0	0x8F	58	0xCF	420
0x10	2.2	0x50	22.5	0x90	59	0xD0	440
0x11	2.4	0x51	23.0	0x91	60	0xD1	460
0x12	2.6	0x52	23.5	0x92	61	0xD2	480
0x13	2.8	0x53	24.0	0x93	62	0xD3	500
0x14	3.0	0x54	24.5	0x94	63	0xD4	520
0x15	3.2	0x55	25.0	0x95	64	0xD5	540
0x16	3.4	0x56	25.5	0x96	65	0xD6	560
0x17	3.6	0x57	26.0	0x97	66	0xD7	580
0x18	3.8	0x58	26.5	0x98	67	0xD8	600
0x19	4.0	0x59	27.0	0x99	68	0xD9	620
0x1A	4.2	0x5A	27.5	0x9A	69	0xDA	640
0x1B	4.4	0x5B	28.0	0x9B	70	0xDB	660
0x1C	4.6	0x5C	28.5	0x9C	72	0xDC	680
0x1D	4.8	0x5D	29.0	0x9D	74	0xDD	700
0x1E	5.0	0x5E	29.5	0x9E	76	0xDE	720
0x1F	5.2	0x5F	30.0	0x9F	78	0xDF	740
0x20	5.4	0x60	30.5	0xA0	80	0xE0	760



Table 7-4. Motor BEMF constant Look-Up Table (continued)

MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt _{PH_N} (mV/Hz)	MOTOR_BEM F_CONST (HEX)	Kt _{PH_N} (mV/Hz)
0x21	5.6	0x61	31.0	0xA1	82	0xE1	780
0x22	5.8	0x62	31.5	0xA2	84	0xE2	800
0x23	6.0	0x63	32.0	0xA3	86	0xE3	820
0x24	6.2	0x64	32.5	0xA4	88	0xE4	840
0x25	6.4	0x65	33.0	0xA5	90	0xE5	860
0x26	6.6	0x66	33.5	0xA6	92	0xE6	880
0x27	6.8	0x67	34.0	0xA7	94	0xE7	900
0x28	7.0	0x68	34.5	0xA8	96	0xE8	920
0x29	7.2	0x69	35.0	0xA9	98	0xE9	940
0x2A	7.4	0x6A	35.5	0xAA	100	0xEA	960
0x2B	7.6	0x6B	36.0	0xAB	105	0xEB	980
0x2C	7.8	0x6C	36.5	0xAC	110	0xEC	1000
0x2D	8.0	0x6D	37.0	0xAD	115	0xED	1050
0x2E	8.2	0x6E	37.5	0xAE	120	0xEE	1100
0x2F	8.4	0x6F	38.0	0xAF	125	0xEF	1150
0x30	8.6	0x70	38.5	0xB0	130	0xF0	1200
0x31	8.8	0x71	39.0	0xB1	135	0xF1	1250
0x32	9.0	0x72	39.5	0xB2	140	0xF2	1300
0x33	9.2	0x73	40.0	0xB3	145	0xF3	1350
0x34	9.4	0x74	40.5	0xB4	150	0xF4	1400
0x35	9.6	0x75	41.0	0xB5	155	0xF5	1450
0x36	9.8	0x76	41.5	0xB6	160	0xF6	1500
0x37	10.0	0x77	42.0	0xB7	165	0xF7	1550
0x38	10.5	0x78	42.5	0xB8	170	0xF8	1600
0x39	11.0	0x79	43.0	0xB9	175	0xF9	1650
0x3A	11.5	0x7A	43.5	0xBA	180	0xFA	1700
0x3B	12.0	0x7B	44.0	0xBB	185	0xFB	1750
0x3C	12.5	0x7C	44.5	0xBC	190	0xFC	1800
0x3D	13.0	0x7D	45.0	0xBD	195	0xFD	1850
0x3E	13.5	0x7E	45.5	0xBE	200	0xFE	1900
0x3F	14.0	0x7F	46.0	0xBF	205	0xFF	2000

7.3.13 Motor Parameter Extraction Tool (MPET)

The MCF8316A uses motor winding resistance, motor winding inductance and Back-EMF constant to estimate motor position in closed loop operation. The MCF8316A has capability of automatically measuring motor parameters in offline state, rather than having the user enter the values themselves. The MPET routine measures motor winding resistance, inductance, back EMF constant and mechanical load inertia and frictional coefficients. Offline measurement of parameters takes place before normal motor operation. TI recommends to estimate the motor parameters before motor startup to minimize the impact caused due to possible parameter variations.

Figure 7-37 shows the sequence of operation in the MPET routine. The MPET routine is entered when either the MPET_CMD bit is set to 1b or a non-zero target speed is set. The MPET routine consists of four steps namely, IPD, Open Loop Acceleration, Current Ramp Down and Coasting. Each one of these steps are executed if the condition shown below the step evaluates to TRUE; if the condition evaluates to FALSE, the algorithm bypasses that particular step and moves on to the next step in the sequence. Once all the 4 steps are completed (or

bypassed), the algorithm exits the MPET routine. If target speed is set to a non-zero value, the algorithm begins the start-up and acceleration sequence (to target speed reference) once MPET routine is exited.




Figure 7-37. MPET Sequence

TI proprietary MPET routine includes following sequence of operation.

- IPD: The MPET routine starts with IPD, if the user enables motor winding resistance or inductance measurement by setting MPET_R = 1b and MPET_L = 1b or if the user defines MOTOR_RES = 0 or MOTOR_IND = 0. The IPD during MPET can be configured using MPET specific configuration parameters or using the normal motor operation IPD configuration parameters. The IPD configuration selection is done using MPET_IPD_SELECT. With MPET_IPD_SELECT = 1b, the IPD current limit is configured using MPET_IPD_CURRENT_LIMIT and the IPD repeat number is configured using MPET_IPD_FREQ. With MPET_IPD_SELECT = 0b, the IPD current limit and the repeat number is configured using IPD_CURR_THR and IPD_REPEAT. The IPD timer over flow or the IPD current decay time more than three times the current ramp up time can result in MPET_IPD_FAULT. TI recommends to run the MPET multiple times to observe for consistent resistance and inductance reading.
- Open loop Acceleration:

After IPD, the MPET routine run align and then open loop acceleration if the back-EMF constant or mechanical parameter measurement are enabled by setting MPET_KE = 1b and MPET_MECH = 1b. The MPET routine incorporates the sequences for mechanical parameter measurement, if the speed loop PI constants are defined as zero, even if MPET_MECH = 0b. User can configure MPET specific open loop configuration parameters or use normal motor operation open loop configuration parameters. The open loop configuration selection is done using MPET_KE_MEAS_PARAMETER_SELECT. With MPET_KE_MEAS_PARAMETER_SELECT = 1b, the speed slew rate is defined using MPET_OPEN_LOOP_SLEW_RATE, the open loop current reference is defined using MPET_OPEN_LOOP_CURR_REF and the open loop speed reference is defined using MPET_OPEN_LOOP_SPEED_REF. With MPET_KE_MEAS_PARAMETER_SELECT = 0b, the speed slew rate is defined using OL_ACC_A1 and OL_ACC_A2, 80% of ILIMIT for current reference and 50% of MAX_SPEED for speed reference.

- Current Ramp Down: After open loop acceleration, if the mechanical parameter measurement is enabled, then the MPET routine optimizes the motor current to lower value sufficient to support the load. If mechanical parameter measurement is disabled (MPET_MECH = 0b, or non-zero speed loop PI parameters) then the MPET will not have the current ramp down sequence.
- Coasting: MPET routine completes the sequence by allowing the motor to coast by enabling Hi-Z. The motor back EMF and indicative values of mechanical parameters are measured during the motor coasting period. If the motor back EMF is lower than the threshold defined in STAT_DETECT_THR, the MPET_BEMF_FAULT is generated.

Selecting the parameters from EEPROM or MPET

The MPET estimated values are available in the MTR_PARAMS Register. Setting the MPET_WRITE_SHADOW bit to 1, writes the MPET estimated values to the shadow registers and the user-configured (from EEPROM) values in MOTOR_RES, MOTOR_IND, MOTOR_BEMF_CONST, CURR_LOOP_KP, CURR_LOOP_KI, SPD_LOOP_KP and SPD_LOOP_KI shadow registers will be overwritten by the estimated values from MPET. If any of the shadow registers are initialized to zero (from EEPROM registers), the MPET estimated values are used for those registers independent of the MPET_WRITE_SHADOW setting. The MPET calculates the

current loop KP and KI by using the measured resistance and inductance. The MPET does an estimation of the mechanical parameters including the inertia and frictional coefficient at the shaft (includes both motor and shaft coupled load). These values are used to set an initial values speed loop KP and KI. The estimated speed loop KP and KI setting can be used as an initial setting only and TI recommends to tune these parameters on application by the user based on the performance requirement.

7.3.14 Anti-Voltage Surge (AVS)

When a motor is driven, energy is transferred from the power supply into the motor. Some of this energy is stored in the form of inductive and mechanical energy. If the speed command suddenly drops such that the BEMF voltage generated by the motor is greater than the voltage that is applied to the motor, then the mechanical energy of the motor is returned to the power supply and the V_M voltage surges. The AVS feature works to prevent this voltage surge on V_M and can be enabled by setting AVS_EN to 1b. AVS can be disabled by setting AVS_EN to 0b. When AVS is disabled, the deceleration rate is configured through CL_DEC_CONFIG

7.3.15 Output PWM Switching Frequency

The MCF8316A provides the option to configure the output PWM switching frequency of the MOSFETs through PWM_FREQ_OUT. PWM_FREQ_OUT has range of 10-75 kHz. In order to select optimal output PWM switching frequency, user has to make tradeoff between the current ripple and the switching losses. Generally, motors having lower L/R ratio require higher PWM switching frequency to reduce current ripple.

7.3.16 Active Braking

Decelerating the motor quickly requires motor mechanical energy to be extracted and disposed - input DC voltage increases if this energy is returned to the DC input supply. When active braking is enabled, energy taken from DC power supply is used to brake the motor - this prevents DC voltage spike during fast deceleration. The mechanical energy of the motor and energy taken from DC source, both are dissipated within the motor itself. ACTIVE_BRAKE_EN should be set to 1b to enable active braking and avoid DC bus voltage spike during fast motor deceleration. Active braking can also be used during reverse drive (see Reverse Drive) or motor stop (see Active Spin-Down) to reduce the motor speed quickly without DC voltage spike.

The maximum limit on the current sourced from the DC bus (i_{dc_ref}) during active braking can be configured using ACTIVE_BRAKE_CURRENT_LIMIT. The power flow control during active braking is achieved by using both Q-axis (i_q) and D-axis (i_d) components of current. The D-axis current reference (i_{d_ref}) is generated from the error between DC bus current limit (i_{dc_ref}) and the estimated DC bus current (i_{dc}) using a PI controller. The i_{dc} value is estimated from the measured phase currents, phase voltage and DC bus voltage, using power balance equation (equating the instantaneous DC bus power to sum of all three instantaneous phase power assuming 100% efficiency). During active braking, the DC bus current limit (i_{dc_ref}) starts from zero and linearly increases to ACTIVE_BRAKE_CURRENT_LIMIT with current slew rate as defined by ACTIVE_BRAKE_BUS_CURRENT_SLEW_RATE. The gain constants of PI controller can be configured using ACTIVE_BRAKE_KP and ACTIVE_BRAKE_KI. Figure 7-38 shows the active braking id current control loop.




Figure 7-38. Active Braking Current Control Loop for id ref

7.3.17 PWM Modulation Schemes

The MCF8316 supports two different modulation schemes, namely, continuous and discontinuous space vector PWM modulation schemes. In continuous PWM modulation, all the three phases switch all the time as per the defined switching frequency. In discontinuous PWM modulation, one of the phases is clamped to ground for 120° electrical period, and the other two phases are pulse width modulated. The modulation scheme is configured using PWM_MODE. Figure 7-39 shows the modulated average phase voltages for different modulation schemes.

Submit Document Feedback




Figure 7-39. Continuous and Discontinuous PWM Modulation Phase Voltages

Continuous modulation helps in reducing current ripple for motors having low inductance but it results in higher switching losses because all three phases are switching. Discontinuous modulation has lower switching losses due to only two phases switching at a time, but higher current ripple.

7.3.18 Dead Time Compensation

Dead time is inserted between the switching instants of high-side and low-side MOSFET in a half bridge leg to avoid shoot-through condition. Due to dead time insertion, the expected voltage and applied voltage at the phase node differ based on the phase current direction. The phase node voltage distortion introduces undesired distortion in the phase current causing audible noise. The distortion in current waveform due to dead time appear as sixth harmonic of fundamental frequency in the dq reference frame. The MCF8316 integrates a proprietary dead time compensation using a resonant controller to control the sixth harmonic component in phase current to zero, ensuring that the current distortion due to dead time is alleviated. The resonant controller is employed in both i_q and i_d control paths. The dead time compensation can be enabled or disabled by configuring DEADTIME COMP EN.

7.3.19 Motor Stop Options

The MCF8316A provides different options for stopping the motor which can be configured by MTR_STOP.

7.3.19.1 Coast (Hi-Z) Mode

Coast (Hi-Z) mode is configured by setting MTR_STOP to 000b. When motor stop command is received, the MCF8316A will transition into a high impedance (Hi-Z) state by turning off all MOSFETs. When the MCF8316A transitions from driving the motor into a Hi-Z state, the inductive current in the motor windings continues to flow and the energy returns to the power supply through the body diodes in the MOSFET output stage (see example Figure 7-40).






Figure 7-40. Coast (Hi-Z) Mode

In this example, current is applied to the motor through the high-side phase-A MOSFET (HSA), high-side phase-B MOSFET(HSB) and returned through the low-side phase-C MOSFET (LSC). When motor stop command is received all 6 MOSFETs transition to Hi-Z state and the inductive energy returns to supply through body diodes of MOSFETs LSA, LSB and HSC.

7.3.19.2 Recirculation Mode

Recirculation mode is configured by setting MTR_STOP to 001b. In order to prevent the inductive energy from returning to DC input supply during motor stop, the MCF8316A allows current to circulate within the MOSFETs by selectively turning OFF some of the active (ON) MOSFETs for a certain time (auto calculated recirculation time to allow the inductive current to decay to zero) before transitioning into Hi-Z by turning OFF the remaining MOSFETs.

Depending on the phase voltage pattern at the time of receiving the stop command, either low-side (see Figure 7-41) or high-side recirculation (see Figure 7-42) will be used to stop the motor without sending the inductive energy back to the DC input supply.




Figure 7-41. Low-Side Recirculation

Submit Document Feedback




Figure 7-42. High-Side Recirculation

7.3.19.3 Low-Side Braking

Low-side braking mode is configured by setting MTR_STOP to 010b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all low-side MOSFETs ON (see example Figure 7-43) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below BRAKE_SPEED_THRESHOLD prior to receiving stop command, then the MCF8316A transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCF8316A transitions into the Hi-Z state by turning OFF all MOSFETs.




Figure 7-43. Low-Side Braking

The MCF8316A can also enter low-side braking through BRAKE pin input. When BRAKE pin is pulled to HIGH state, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all low-side MOSFETs ON. In this case, MCF8316A stays in low-side brake state till BRAKE pin changes to LOW state.

7.3.19.4 High-Side Braking

High-side braking mode is configured by setting MTR_STOP to 011b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all high-side MOSFETs ON (see example Figure 7-44) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below BRAKE_SPEED_THRESHOLD prior to receiving stop command, then the MCF8316A transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCF8316A transitions into Hi-Z state by turning OFF all MOSFETs.






Figure 7-44. High-Side Braking

7.3.19.5 Active Spin-Down

Active spin down mode is configured by setting MTR_STOP to 100b. When a motor stop command is received, the MCF8316A reduces SPEED_REF to ACT_SPIN_THR and then transitions to Hi-Z state by turning all MOSFETs OFF. The advantage of this mode is that by reducing SPEED_REF, the motor is decelerated to lower speed thereby reducing the phase currents before entering Hi-Z. Now, when the motor transitions into Hi-Z state, the energy transfer to the power supply is reduced. The threshold ACT_SPIN_THR needs to configured high enough for MCF8316A to not lose synchronization with the motor.

7.3.19.6 Align Braking

Align braking mode is configured by setting MTR_STOP to 101b. The MCF8316A can also enter align brake state through the BRAKE pin. In this mode, the MCF8316A aligns the motor by injecting a DC current through a particular phase pattern for a certain time configured by MTR_STOP_BRK_TIME. The phase pattern during align is generated based on the angle at which align needs to be performed and this angle can be configured through ALIGN_ANGLE or the last commutation angle. ALIGN_BRAKE_ANGLE_SEL can be configured to decide which align angle is to be used by MCF8316A . The current limit threshold during align braking is configured through ALIGN OR SLOW CURRENT LIMIT.

7.3.20 FG Configuration

The MCF8316A provides information about the motor speed through the Frequency Generate (FG) pin. In MCF8316A, the FG pin output is configured through FG_CONFIG. When FG_CONFIG is configured to 0b, the FG output is active as long as the MCF8316A is driving the motor. When FG_CONFIG is configured to 1b, the MCF8316A provides an FG output until the motor back-EMF falls below FG_BEMF_THR.

7.3.20.1 FG Output Frequency

The FG output frequency can be configured by FG_DIV. Many applications require the FG output to provide a pulse for every mechanical rotation of the motor Different FG_DIV configurations can accomplish this for 2-pole up to 30-pole motors.

Figure 7-45 shows the FG output when MCF8316A has been configured to provide FG pulses once every electrical cycle (2 poles), once every two electrical cycle (4 poles), once every three electrical cycles (6 poles), once every four electrical cycles (8 poles), and so on.

Submit Document Feedback




Figure 7-45. FG Frequency Divider

7.3.20.2 FG Open-Loop and Lock Behavior

During closed loop operation, the driving speed (FG output frequency) and the actual motor speed are synchronized. During open-loop operation, however, FG may not reflect the actual motor speed. During motor-lock condition, the FG output is driven high.

The MCF8316A provides three options for controlling the FG output during open loop, as shown in Figure 7-46. The selection of these options is configured through FG_SEL.

If FG_SEL is set to,

- 00b: When in open loop, the FG output is based on the driving frequency.
- 01b: When in open loop, the FG output will be driven high.
- 10b: The FG output will reflect the driving frequency during open loop operation in the first motor start-up cycle after power-on, sleep/standby; FG will be held high during open loop operation in subsequent start-up cycles.






Figure 7-46. FG Behavior During Open Loop

7.3.21 DC Bus Current Limit

The DC bus current limit feature can be used in applications to limit the current supplied by source without entering the constant current mode. The DC bus current limit feature can be enabled by setting BUS_CURRENT_LIMIT_ENABLE to 1b. The DC bus current limit threshold can be configured using BUS_CURRENT_LIMIT. The DC bus current limit limits the speed reference and a functional diagram is shown in Figure 7-47. Enabling this feature may restrict the speed of the motor so that current drawn from source is limited. The algorithm estimates the bus current using the measured phase currents, phase voltage and DC bus voltage. The current limit status is reported on BUS_CURRENT_LIMIT_STATUS.






Figure 7-47. DC Bus Current Limit Functional Block Diagram

7.3.22 Protections

The MCF8316A is protected from a host of fault events including motor lock, VM undervoltage, AVDD undervoltage, buck undervoltage, charge pump undervoltage, overtemperature and overcurrent events. Table 7-5 summarizes the response, recovery modes, power stage status, reporting mechanism for different faults.

Table 7-5. Fault Action and Response

			T duit Action	ш		
FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
VM undervoltage (NPOR)	V _{VM} < V _{UVLO}	_	_	Hi-Z	Disabled	Automatic: V _{VM} > V _{UVLO}
AVDD undervoltage (NPOR)	V _{AVDD} < V _{AVDD_UV}	_	_	Hi-Z	Disabled	Automatic: V _{AVDD} > V _{AVDD_UV}
Buck undervoltage (BUCK_UV)	$V_{FB_BK} < V_{BK_UV}$	_	_	Hi-Z	Disabled	Automatic: V _{FB_BK} > V _{BK_UV}
Charge pump undervoltage (VCP_UV)	V _{CP} < V _{CPUV}	_	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Automatic: V _{VCP} > V _{CPUV}
OverVoltage Protection (OVP) V _{VM} > V _{OVP}	OVP_EN = 0b	None	Active	Active	No action (OVP Disabled)	
	V _{VM} > V _{OVP}	OVP_EN = 1b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Automatic: V _{VM} < V _{OVP}
Overcurrent Protection (OCP) IPHASE > IOCP	OCP_MODE = 00b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT	
	I _{PHASE} > I _{OCP}	OCP_MODE = 01b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Retry: t _{RETRY}
		OCP_MODE = 10b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Active	Active	No action
		OCP_MODE = 11b	None	Active	Active	No action
Buck Overcurrent Protection (BUCK_OCP)	I _{BK} > I _{BK_OCP}	_	_	Hi-Z	Disabled	Retry: t _{RETRY}



Table 7-5. Fault Action and Response (continued)

FAULT	CONDITION	Table 7-5. Fault A	REPORT	H-BRIDGE	LOGIC LOGIC	RECOVERY
17.02.	33.1.3.1.13.1.		nFAULT and	2202	200.0	
		MTR_LCK_MODE = 0000b	CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High side brake	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low side brake	Active	Latched: CLR_FLT
(MTR LCK) Spec	Motor lock: Abnormal Speed; No Motor Lock;	MTR_LCK_MODE = 0100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t _{LCK_RETRY}
	Abnormal BEMF	MTR_LCK_MODE = 0101b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Retry: t _{LCK_RETRY}
		MTR_LCK_MODE = 0110b	nFAULT and CONTROLLER_FA ULT_STATUS register	High side brake	Active	Retry: t _{LCK_RETRY}
		MTR_LCK_MODE = 0111b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low side brake	Active	Retry: t _{LCK_RETRY}
		MTR_LCK_MODE = 1000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action
		MTR_LCK_MODE = 1xx1b	None	Active	Active	No action
		HW_LOCK_ILIMIT_MOD E = 0000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		HW_LOCK_ILIMIT_MOD E = 0001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Latched: CLR_FLT
		HW_LOCK_ILIMIT_MOD E = 0010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Latched: CLR_FLT
		HW_LOCK_ILIMIT_MOD E = 0011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Latched: CLR_FLT
Hardware Lock- Detection Current Limit (HW_LOCK_ILIMIT	V _{SOX} > HW_LOCK_ILIMIT	HW_LOCK_ILIMIT_MOD E = 0100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t _{LCK_RETRY}
)		HW_LOCK_ILIMIT_MOD E = 0101b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Retry: t _{LCK_RETRY}
		HW_LOCK_ILIMIT_MOD E = 0110b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Retry: t _{LCK_RETRY}
		HW_LOCK_ILIMIT_MOD E = 0111b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Retry: t _{LCK_RETRY}
		HW_LOCK_ILIMIT_MOD E= 1000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action
		HW_LOCK_ILIMIT_MOD E = 1xx1b	None	Active	Active	No action



Table 7-5. Fault Action and Response (continued)

		Table 7-5. Fault	Action and N	reshouse (cr	munueu)	
FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
		LOCK_ILIMIT_MODE = 0000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Latched: CLR_FLT
Software Lock- Detection Current Limit (LOCK_ILIMIT)		LOCK_ILIMIT_MODE = 0010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Latched: CLR_FLT
	V _{SOX} > LOCK_ILIMIT	LOCK_ILIMIT_MODE = 0100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t _{LCK_RETRY}
	TSUA 2001 _ E.IIIII	LOCK_ILIMIT_MODE = 0101b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Retry: t _{LCK_RETRY}
		LOCK_ILIMIT_MODE = 0110b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Retry: t _{LCK_} RETRY
		LOCK_ILIMIT_MODE = 0111b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Retry: t _{LCK_} RETRY
		LOCK_ILIMIT_MODE=	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action
		LOCK_ILIMIT_MODE = 1xx1b	None	Active	Active	No action
IPD Timeout Fault (IPD_T1_FAULT and IPD_T2_FAULT)	IPD TIME > 500ms (approx), during IPD current ramp up or ramp down	IPD_TIMEOUT_FAULT_E N = 1	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
IP Frequency Fault (IPD_FREQ_FAULT)	IPD pulse before the current decay in previous IPD	IPD_TIMEOUT_FAULT_E N = 1	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
MPET IPD Fault (MPET_IPD_FAULT)	Same as IPD Timeout Fault.	MPET_CMD = 1 or MPET_R or MPET_L = 1	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
MPET Back-EMF Fault (MPET_BEMF_FA ULT)	Motor Back EMF < STAT_DETECT_THR	MPET_CMD = 1 or MPET_KE = 1	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		OTW_REP = 0b	None	Active	Active	No action
Thermal warning (OTW)	T _J > T _{OTW}	OTW_REP = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	Automatic: T _J < T _{OTW} – T _{OTW_HYS} CLR_FLT
Thermal shutdown (TSD)	T _J > T _{TSD}	_	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Automatic: $T_J < T_{TSD} - T_{TSD_HYS}$ CLR_FLT

7.3.22.1 VM Supply Undervoltage Lockout

If at any time the input supply voltage on the VM pin falls lower than the V_{UVLO} threshold (VM UVLO falling threshold), all the integrated FETs, driver charge-pump and digital logic are disabled as shown in Figure 7-48. MCF8316A goes into reset state whenever VM UVLO event occurs.




Figure 7-48. VM Supply Undervoltage Lockout

7.3.22.2 AVDD Undervoltage Lockout (AVDD UV)

If at any time the voltage on the AVDD pin falls lower than the V_{AVDD_UV} threshold, all the integrated FETs, driver charge-pump and digital logic controller are disabled. Since internal circuitry in MCF8316A is powered through the AVDD regulator, MCF8316A goes into reset state whenever AVDD UV event occurs.

7.3.22.3 BUCK Undervoltage Lockout (BUCK_UV)

If at any time the input supply voltage on the FB_BK pin falls lower than the V_{BK_UVLO} threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled . Since internal circuitry in MCF8316A is powered through the buck regulator,MCF8316A goes into reset state whenever buck UV event occurs.

7.3.22.4 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the V_{CPUV} threshold, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and VCP_UV bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The VCP_UV bit stays set until cleared through the CLR_FLT bit.

7.3.22.5 Overvoltage Protection (OVP)

If at any time input supply voltage on the VM pins rises higher lower than the V_{OVP} threshold voltage, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and OVP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OVP condition clears. The OVP bit stays set until cleared through the CLR_FLT bit. Setting the OVP_EN to 1b enables this protection feature.

The OVP threshold can be set to 20-V or 32-V based on the OVP SEL bit.




Figure 7-49. Over Voltage Protection

7.3.22.6 Overcurrent Protection (OCP)

MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current across a FET exceeds the I_{OCP} threshold for longer than the t_{OCP} deglitch time, an OCP event is recognized and action is taken according to the OCP_MODE bit. The I_{OCP} threshold is set through the OCP_LVL, the t_{OCP_DEG} is set through the OCP_DEG and the OCP_MODE bit can operate in four different modes: OCP latched shutdown, OCP automatic retry, OCP report only and OCP disabled.

7.3.22.6.1 OCP Latched Shutdown (OCP_MODE = 00b)

When an OCP event happens in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.




Figure 7-50. Overcurrent Protection - Latched Shutdown Mode

7.3.22.6.2 OCP Automatic Retry (OCP_MODE = 01b)

When an OCP event happens in this mode, all the FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the fault status registers.

Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} (OCP_RETRY) time elapses. The DRIVER_FAULT bit is reset to 0b after the t_{RETRY} period expires. The OCP, and corresponding FET's OCP bits are set to 1b until cleared through the CLR FLT bit.




Figure 7-51. Overcurrent Protection - Automatic Retry Mode

7.3.22.6.3 OCP Report Only (OCP_MODE = 10b)

No protective action is taken when an OCP event happens in this mode. The overcurrent event is reported by setting the DRIVER_FAULT, OCP, and corresponding FET's OCP bits to 1b in the fault status registers. If ALARM_PIN_DIS is set to 0b, nFAULT is driven low to report the fault. If ALARM_PIN_DIS is set to 1b, nFAULT is not driven low. The device continues to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.

7.3.22.6.4 OCP Disabled (OCP_MODE = 11b)

No action is taken when an OCP event happens in this mode.

7.3.22.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the I_{BK_OCP} threshold for a time longer than the deglitch time (t_{OCP_DEG}), a buck OCP event is recognized. MCF8316A goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCF8316A is powered from the buck regulator output.

7.3.22.8 Hardware Lock Detection Current Limit (HW_LOCK_ILIMIT)

The hardware lock detection current limit function provides a configurable threshold for limiting the current to prevent damage to the system. The output of current sense amplifier is connected to hardware comparator. If at any time, the voltage on the output of CSA exceeds HW_LOCK_ILIMIT threshold for a time longer than threshold is a HW_LOCK_ILIMIT event is recognized and action is taken according to the HW_LOCK_ILIMIT_MODE. The threshold is set through HW_LOCK_ILIMIT, the threshold is set through the HW_LOCK_ILIMIT_DEG. HW_LOCK_ILIMIT_MODE bit can operate in four different modes: HW_LOCK_ILIMIT latched shutdown, HW_LOCK_ILIMIT automatic retry, HW_LOCK_ILIMIT report only, and HW_LOCK_ILIMIT disabled.

7.3.22.8.1 HW_LOCK_ILIMIT Latched Shutdown (HW_LOCK_ILIMIT_MODE = 00xxb)

When a HW_LOCK_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW_LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFETs during HW_LOCK_ILIMIT:

• HW LOCK ILIMIT MODE = 0000b: All MOSFETs are turned OFF.

- HW_ LOCK_ILIMIT_MODE = 0001b: Some of the MOSFETs which are switching are turned OFF while the
 rest stay ON till inductive energy is completely recirculated.
- HW_LOCK_ILIMIT_MODE = 0010b: All-high side MOSFETs are turned ON.
- HW LOCK_ILIMIT_MODE = 0011b: All-low side MOSFETs are turned ON.

The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the HW_LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

7.3.22.8.2 HW_LOCK_ILIMIT Automatic recovery (HW_LOCK_ILIMIT_MODE = 01xxb)

When a HW_LOCK_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW_LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFET during HW_LOCK_ILIMIT:

- HW LOCK ILIMIT MODE = 0100b: All MOSFETs are turned OFF.
- HW_LOCK_ILIMIT_MODE = 0101b: Some of the MOSFETs which are switching are turned OFF while the rest stay ON till inductive energy is completely recirculated.
- HW LOCK ILIMIT MODE = 0110b: All high-side MOSFETs are turned ON
- HW_LOCK_ILIMIT_MODE = 0111b: All low-side MOSFETs are turned ON

The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{LCK_RETRY} (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are reset to 0b after the t_{LCK_RETRY} period expires.

7.3.22.8.3 HW_LOCK_ILIMIT Report Only (HW_LOCK_ILIMIT_MODE = 1000b)

No protective action is taken when a HW_ LOCK_ILIMIT event happens in this mode. The hardware lock detection current limit event is reported by setting the CONTROLLER_FAULT and HW_LOCK_ILIMIT bits to 1b in the fault status registers. If ALARM_PIN_DIS is set to 0b, nFAULT is driven low to report the fault. If ALARM_PIN_DIS is set to 1b, nFAULT is not driven low. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the HW_LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

7.3.22.8.4 HW_LOCK_ILIMIT Disabled (HW_LOCK_ILIMIT_MODE= 1xx1b)

No action is taken when a HW_LOCK_ILIMIT event happens in this mode.

7.3.22.9 Thermal Warning (OTW)

If the die temperature exceeds the thermal warning limit (T_{OTW}), the OT and OTW bits in the status register are set to 1b. The reporting of OTW on the nFAULT pin can be enabled by setting OTW_REP to 1b. The device performs no additional action and continues to function. In this case, the nFAULT pin is released when the die temperature decreases below the hysteresis point of the thermal warning limit (T_{OTW} - T_{OTW_HYS}). The OTW bit remains set until cleared through the CLR_FLT bit and the die temperature is lower than thermal warning limit. (T_{OTW}).

Note

Over-temperature warning (OTW) is not reported on nFAULT pin by default.

7.3.22.10 Thermal Shutdown (TSD)

If the die temperature exceeds the thermal shutdown limit (T_{TSD}), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the DRIVER_FAULT, OT and TSD bit in the status register are set to 1b. Normal operation resumes (driver operation and the nFAULT pin is released) when the die temperature decreases below the hysteresis point of the thermal shutdown limit (T_{TSD} - T_{TSD_HYS}). The TSD bit stays latched high indicating that a thermal event occurred until a clear fault command is issued through the CLR_FLT bit. This protection feature cannot be disabled.



7.3.22.11 Motor Lock (MTR LCK)

The MCF8316A continuously checks for different motor lock conditions (see Motor Lock Detection) during motor operation. When one of the enabled lock condition happens, a MTR_LCK event is recognized and action is taken according to the MTR_LCK_MODE.

All locks can be enabled or disabled individually and retry times can be configured through LCK_RETRY . MTR_LCK_MODE bit can operate in four different modes: MTR_LCK latched shutdown, MTR_LCK automatic retry, MTR_LCK report only and MTR_LCK disabled.

7.3.22.11.1 MTR_LCK Latched Shutdown (MTR_LCK_MODE = 00xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR LCK MODE = 0000b: All MOSFETs are turned OFF.
- MTR_LCK_MODE = 0001b: Some of the MOSFETs which are switching are turned OFF while the rest stay
 ON till inductive energy is completely recirculated.
- MTR LCK MODE = 0010b: All high-side MOSFETs are turned ON.
- MTR LCK MODE = 0011b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

7.3.22.11.2 MTR_LCK Automatic Recovery (MTR_LCK_MODE= 01xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR LCK MODE = 0100b: All MOSFETs are turned OFF.
- MTR_LCK_MODE = 0101b: Some of the MOSFETs which are switching are turned OFF while the rest stay
 ON till inductive energy is completely recirculated.
- MTR LCK MODE = 0110b: All high-side MOSFETs are turned ON.
- MTR_LCK_MODE = 0111b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{LCK_RETRY} (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are reset to 0b after the t_{LCK_RETRY} period expires.

7.3.22.11.3 MTR_LCK Report Only (MTR_LCK_MODE = 1000b)

No protective action is taken when a MTR_LCK event happens in this mode. The motor lock event is reported by setting the CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits to 1b in the fault status registers. If ALARM_PIN_DIS is set to 0b, nFAULT is driven low to report the fault. If ALARM_PIN_DIS is set to 1b, nFAULT is not driven low. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

7.3.22.11.4 MTR_LCK Disabled (MTR_LCK_MODE = 1xx1b)

No action is taken when a MTR LCK event happens in this mode.

7.3.22.12 Motor Lock Detection

The MCF8316A provides different lock detect mechanisms to determine if the motor is in a locked state. Multiple detection mechanisms work together to ensure the lock condition is detected quickly and reliably. In addition to detecting if there is a locked motor condition, the MCF8316A can also identify and take action if there is no motor connected to the system. Each of the lock detect mechanisms and the no-motor detection can be disabled by their respective register bits (LOCK1/2/3_EN).

Submit Document Feedback

7.3.22.12.1 Lock 1: Abnormal Speed (ABN_SPEED)

MCF8316A monitors the speed continuously and at any time the speed exceeds LOCK_ABN_SPEED, an ABN_SPEED lock event is recognized and action is taken according to the MTR_LCK_MODE.

The threshold is set through the LOCK_ABN_SPEED register. ABN_SPEED lock can be enabled/disabled by LOCK1 EN.

7.3.22.12.2 Lock 2: Abnormal BEMF (ABN_BEMF)

MCF8316A estimates back-EMF in order to run motor optimally in closed loop. This estimated back-EMF is compared against the expected back-EMF calculated using the estimated speed and the BEMF constant. Whenever motor is stalled the estimated back-EMF is inaccurate due to lower back-EMF at low speed. When the difference between estimated and expected back-EMF exceeds ABNORMAL_BEMF_THR, an abnormal BEMF fault is triggered and action is taken according to the MTR_LCK_MODE.

ABN BEMF lock can be enabled/disabled by LOCK2 EN.

7.3.22.12.3 Lock3: No-Motor Fault (NO_MTR)

The MCF8316A continuously monitors phase currents on all three phases; if any phase current stays below NO_MTR_THR for 500ms, a NO_MTR event is recognized. The response to the NO_MTR event is configured through MTR_LCK_MODE. NO_MTR lock can be enabled/disabled by LOCK3_EN.

7.3.22.13 MPET Faults

An error during resistance and inductance measurement is reported using MPET_IPD_FAULT. The MPET_IPD_FAULT gets triggered when the IPD timer overflows due to unsuccessful attempt to ramp up the current to the threshold value, same as explained in Section 7.3.22.14. The fault typically gets triggered when there is no motor connected to MCF8316 or when the MPET IPD current threshold is set high for motors with high resistance.

An error during BEMF constant measurement is reported using MPET_BEMF_FAULT. This fault gets triggered when the measured back EMF is less than the threshold set in STAT_DETECT_THR. One example of such fault scenario can be the motor stall while running in open loop due to incorrect open loop configuration used.

7.3.22.14 IPD Faults

The MCF8316A uses 12-bit timers to estimate the time during the current ramp up and ramp down during IPD, when the motor start-up is configured as IPD (MTR_STARTUP is set to 10b). During IPD, the algorithm checks for a successful current ramp-up to IPD_CURR_THR, starting with an IPD clock of 10MHz; if unsuccessful (timer overflow before current reaches IPD_CURR_THR), IPD is repeated with lower frequency clocks of 1MHz, 100kHz, and 10kHz sequentially. If the IPD timer overflows (current does not reach IPD_CURR_THR) with all the four clock frequencies, then the IPD_T1_FAULT gets triggered. Similarly the algorithm check sfor a successful current decay to zero during IPD current ramp down using all the mentioned IPD clock frequencies. If the IPD timer overflows (current does not ramp down to zero) in all the four attempts, then the IPD_T2_FAULT gets triggered. The user can enable IPD timeout (IPD timer overflow) by setting IPD_TIMEOUT_FAULT_EN to 1b.

IPD gives incorrect results if the next IPD pulse is commanded before the complete decay of current due to present IPD pulse. The MCF8316A can generate a fault called IPD_FREQ_FAULT during such a scenario by setting IPD_FREQ_FAULT_EN to 1b. The IPD_FREQ_FAULT maybe triggerd if the IPD frequency is too high for the IPD current limit and the IPD release mode or if the motor inductance is too high for the IPD frequency, IPD current limit and IPD release mode.



7.4 Device Functional Modes

7.4.1 Functional Modes

7.4.1.1 Sleep Mode

In sleep mode, the MOSFETs, sense amplifiers, buck regulator, charge pump, AVDD LDO regulator and the I²C bus are disabled. The device can be configured to enter sleep (instead of standby) mode by configuring DEV MODE to 1b. SPEED pin determines entry and exit from sleep state as described in Table 7-6.

Note

During power-up and power-down of the device, the nFAULT pin is held low as the internal regulators are disabled. After the regulators have been enabled, the nFAULT pin is automatically released.

7.4.1.2 Standby Mode

In standby mode the charge pump, AVDD LDO, buck regulator and I^2C bus are active. The device can be configured to enter standby mode by configuring DEV_MODE to 0b. SPEED pin determines entry and exit from standby state as described in Table 7-6

7.4.1.3 Fault Reset (CLR FLT)

In the case of latched faults, the device goes into a partial shutdown state to help protect the power MOSFETs and system. When the fault condition clears, the device can go to the operating state again by setting the CLR FLT to 1b.

Table 7-6. Conditions to Enter or Exit Sleep or Standby Mode	Table 7-6.	Conditions t	to Enter	or Exit	Sleep	or Standby	/ Modes
--	-------------------	--------------	----------	---------	-------	------------	---------

SPEED COMMAND MODE	ENTER STANDBY CONDITION	ENTER SLEEP CONDITION	EXIT FROM STANDBY CONDITION	EXIT FROM SLEEP CONDITION
	SPEED pin voltage < V _{EN_SB} for t _{DET_SB_ANA}		SPEED pin voltage > V _{EX_SB} for t _{DET_ANA}	SPEED pin voltage > V _{EX_SL} for t _{DET_ANA}
PWM/ Frequency	SPEED pin low (V < V _{DIG_IL}) for t _{EN_SB_PWM} / t _{EN_SB_FREQ}		SPEED pin high (V > V _{DIG_IH}) for t _{DET_PWM}	SPEED pin high (V > V _{DIG_IH}) for t _{DET_PWM}
I ² C	DIGITAL_SPEED_CTRL is programmed as 0.	SPEED pin voltage < V _{EN_SL} for t > SLEEP_ENTRY_TIME		SPEED pin voltage > V _{EX_SL} for t _{DET_ANA}

7.5 External Interface

7.5.1 DRVOFF Functionality

When DRVOFF pin is driven high, all six MOSFETs are disabled. In this mode, if SPEED pin is high, the charge pump, AVDD regulator, buck regulator and I²C bus are active; driver faults like OCP will be inactive.

7.5.2 SOX Output

MCF8316A can provide the built-in current sense amplifiers' output on the SOX pin. SOX output is available on pin 38 and can be configured by PIN_38_CONFIG

7.5.3 Oscillator Source

MCF8316A has a built-in oscillator that is used as the clock source for all digital peripherals and timing measurements. Default configuration for MCF8316A is to use the internal oscillator and it is sufficient to drive the motor without need for any external crystal or clock sources.

In case MCF8316A does not meet accuracy requirements of timing measurement or speed loop, then MCF8316A has an option to support an external clock reference.

In order to improve EMI performance, MCF8316A provides the option of modulating the clock frequency by enabling Spread Spectrum Modulation (SSM) through SPREAD_SPECTRUM_MODULATION_DIS

.

7.5.3.1 External Clock Source

Speed loop accuracy of MCF8316A over wide operating temperature range can be improved by providing more accurate optional clock reference on EXT_CLK pin as shown in Figure 7-52. EXT_CLK will be used to calibrate internal clock oscillator and match the accuracy of the external clock. External clock source can be selected by configuring CLK_SEL to 11b and setting EXT_CLK_EN to 1b. The external clock source frequency can be configured through EXT_CLK_CONFIG.




Figure 7-52. External Clock Reference

Note

External clock is optional and can be used when higher clock accuracy is needed. MCF8316A will always power up using the internal oscillator in all modes.

7.5.4 External Watchdog

MCF8316A provides an external watchdog feature - EXT_WD_EN bit should be set to 1b to enable the external watchdog. When this feature is enabled, the device waits for a tickle (low to high transition in GPIO mode, WATCHDOG_TICKLE set to 1b in I²C mode) from the external watchdog input for a configured time interval; if the time interval between two consecutive tickles is higher than the configured time, a watchdog fault is triggered. This fault can be configured using EXT_WD_FAULT either as a report only fault or as a latched fault with outputs in Hi-Z state. The latched fault can be cleared by writing 1b to CLR_FLT. In case, the next tickle arrives before the configured time interval elapses, the watchdog timer is reset and it begins to wait for the next tickle. This can be used to continuously monitor the health of an external MCU (which is the external watchdog input) and put the MCF8316A outputs in Hi-Z in case the external MCU is in an erroneous state.

The external watchdog input is selected using EXT_WD_INPUT and can either be the EXT_WD pin or the I^2C interface . The time interval between two tickles to trigger a watchdog fault is configured by EXT_WD_CONFIG; there are 4 time settings - 100, 200, 500 and 1000ms for the EXT_WD pin based watchdog and 4 time settings - 1, 2, 5 and 10s for the I^2C based watchdog.



7.6 EEPROM access and I²C interface

7.6.1 EEPROM Access

MCF8316A has 1024 bits (16 rows of 64 bits each) of EEPROM, which are used to store the motor configuration parameters. Erase operations are row-wise (all 64 bits are erased in a single erase operation), but 32-bit write and read operations are supported. EEPROM can be written and read using the I²C serial interface but erase cannot be performed using I²C serial interface. The shadow registers corresponding to the EEPROM are located at addresses 0x000080-0x0000AE.

Note

MCF8316A allows EEPROM write and read operations only when the motor is not spinning.

7.6.1.1 **EEPROM Write**

In MCF8316A, EEPROM write procedure is as follows,

- 1. Write register 0x000080 (ISD_CONFIG) with ISD and reverse drive configuration like resync enable, reverse drive enable, stationary detect threshold, reverse drive handoff threshold etc.
- 2. Write register 0x000082 (REV_DRIVE_CONFIG) with reverse drive and active brake configuration like reverse drive open loop acceleration, active brake current limit, Kp, Ki values etc.
- 3. Write register 0x000084 (MOTOR_STARTUP1) with motor start-up configuration like start-up method, IPD parameters, align parameters etc.
- 4. Write register 0x000086 (MOTOR_STARTUP2) with motor start-up configuration like open loop acceleration, open loop current limit, first cycle frequency etc.
- 5. Write register 0x000088 (CLOSED_LOOP1) with motor control configuration like closed loop acceleration, overmodulation enable, PWM frequency, FG signal parameters etc.
- 6. Write register 0x00008A (CLOSED_LOOP2) with motor control configuration like motor winding resistance and inductance, motor stop options, brake speed threshold etc.
- 7. Write register 0x00008C (CLOSED_LOOP3) with motor control configuration like motor BEMF constant, current loop Kp, Ki etc.
- 8. Write register 0x00008E (CLOSED_LOOP4) with motor control configuration like speed loop Kp, Ki and maximum speed.
- 9. Write register 0x000090 (FAULT_CONFIG1) with fault control configuration software and hardware current limits, lock current limit and actions, retry times etc.
- 10. Write register 0x000092 (FAULT_CONFIG2) with fault control configuration like hardware current limit actions, OV, UV limits and actions, abnormal speed level, no motor threshold etc.
- 11. Write registers 0x000094 0x00009E (SPEED_PROFILES1-6) with speed profile configuration like profile type, duty cycle, speed clamp level, duty cycle clamp level etc.
- 12. Write register 0x0000A0 (INT_ALGO_1) with miscellaneous configuration like ISD run time and timeout, MPET parameters etc.
- 13. Write register 0x0000A2 (INT_ALGO_2) with miscellaneous configuration like additional MPET parameters, IPD high resolution enable, active brake current slew rate, closed loop slow acceleration etc.
- 14. Write registers 0x0000A4 (PIN_CONFIG1) with pin configuration for speed input mode (analog or PWM), BRAKE pin mode etc.
- 15. Write registers 0x0000A6 and 0x0000A8 (DEVICE_CONFIG1 and DEVICE_CONFIG2) with device configuration like pins 36, 37 configuration, pin 38 configuration, dynamic CSA gain enable, dynamic voltage gain enable, clock source select, speed range select etc.
- 16. Write register 0x0000AA (PERI_CONFIG1) with peripheral configuration like dead time, bus current limit, DIR input, SSM enable etc.
- 17. Write registers 0x0000AC and 0x0000AE (GD_CONFIG1 and GD_CONFIG2) with gate driver configuration like slew rate, CSA gain, OCP level, mode, OVP enable, level, buck voltage level, buck current limit etc.
- 18. Write 0x8A500000 into register 0x0000EA to write the shadow register(0x000080-0x0000AE) values into the EEPROM.
- 19. Wait for 100ms for the EEPROM write operation to complete

70

Steps 1-17 can be selectively executed based on registers/parameters that need to be modified. After all shadow registers have been updated with the required values, step 18 should be executed to copy the contents of the shadow registers into the EEPROM.

7.6.1.2 EEPROM Read

In MCF8316A, EEPROM read procedure is as follows,

- 1. Write 0x40000000 into register 0x0000EA to read the EEPROM data into the shadow registers (0x000080-0x0000AE).
- 2. Wait for 100ms for the EEPROM read operation to complete.
- 3. Read the shadow register values,1 or 2 registers at a time, using the I²C read command as explained in Section 7.6.2. Shadow register addresses are in the range of 0x000080-0x0000AE. Register address increases in steps of 2 for 32-bit read operation (since each address is a 16-bit location).

7.6.2 I²C Serial Interface

MCF8316A interfaces with an external MCU over an I²C serial interface. MCF8316A is an I²C target to be interfaced with a controller. External MCU can use this interface to read/write from/to any non-reserved register in MCF8316A

Note

For reliable communication, a 100- μ s delay should be used between every byte transferred over the I^2C bus.

7.6.2.1 I²C Data Word

The I²C data word format is shown in Table 7-7.

Table 7-7. I²C Data Word Format

TARGET_ID	R/W	CONTROL WORD	DATA	CRC-8
A6 - A0	W0	CW23 - CW0	D15 / D31/ D63 - D0	C7 - C0

Target ID and R/W Bit: The first byte includes the 7-bit I²C target ID (0x01 by default, but can be modified by setting I2C_TARGET_ADDR), followed by the read/write command bit. Every packet in MCF8316A the communication protocol starts with writing a 24-bit control word and hence the R/W bit is always 0.

24-bit Control Word: The Target Address is followed by a 24-bit control bit. The control word format is shown in Table 7-8.

Table 7-8. 24-bit Control Word Format

OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR
CW23	CW22	CW21- CW20	CW19 - CW16	CW15 - CW12	CW11 - CW0

Each field in the control word is explained in detail below.

OP_R/W – Read/Write: R/W bit gives information on whether this is a read operation or write operation. Bit value 0 indicates it is a write operation. Bit value 1 indicates it is a read operation. For write operation, MCF8316A will expect data bytes to be sent after the 24-bit control word. For read operation, MCF8316A will expect an I²C read request with repeated start or normal start after the 24-bit control word.

CRC_EN – Cyclic Redundancy Check(CRC) Enable: MCF8316A supports CRC to verify the data integrity. This bit controls whether the CRC feature is enabled or not.

DLEN – Data Length: DLEN field determines the length of the data that will be sent by external MCU to MCF8316A. MCF8316A protocol supports three data lengths: 16-bit, 32-bit and 64-bit.

Table 7-9. Data Length Configuration

idaio i di bata bonigai doningai attori		
DLEN Value	Data Length	
00b	16-bit	



Table 7-9. Data Length Configuration (continued)

DLEN Value	Data Length
01b	32-bit
10b	64-bit
11b	Reserved

MEM_SEC – Memory Section: Each memory location in MCF8316A is addressed using three separate entities in the control word – Memory Section, Memory Page, Memory Address. Memory Section is a 4-bit field which denotes the memory section to which the memory location belongs like RAM, ROM etc.

MEM_PAGE – Memory Page: Memory page is a 4-bit field which denotes the memory page to which the memory location belongs.

MEM_ADDR – Memory Address: Memory address is the last 12-bits of the address. The complete 22-bit address is constructed internally by MCF8316A using all three fields – Memory Section, Memory Page, Memory Address. For memory locations 0x000000-0x000800, memory section is 0x0, memory page is 0x0 and memory address is the lowest 12 bits(0x000 for 0x000000, 0x080 for 0x000080 and 0x800 for 0x000800)

Data Bytes: For a write operation to MCF8316A, the 24-bit control word is followed by data bytes. The DLEN field in the control word should correspond with the number of bytes sent in this section.

CRC Byte: If the CRC feature is enabled in the control word, CRC byte has to be sent at the end of a write transaction. Procedure to calculate CRC is explained in CRC Byte Calculation below.


7.6.2.2 I²C Write Operation

MCF8316A write operation over I²C involves the following sequence.

- 1. I²C start condition.
- 2. The sequence starts with I²C target start byte, made up of 7-bit target ID (0x01) to identify the MCF8316A along with the R/W bit set to 0.
- 3. The start byte is followed by 24-bit control word. Bit 23 in the control word has to be 0 as it is a write operation.
- 4. The 24-bit control word is then followed by the data bytes. The length of the data byte depends on the DLEN field.
 - a. While sending data bytes, the LSB byte is sent first. Refer below examples for more details.
 - b. 16-bit/32-bit write The data sent is written to the address mentioned in Control Word.
 - c. 64-bit Write 64-bit is treated as two 32-bit writes. The address mentioned in Control word is taken as Addr 0. Addr 1 is calculating internally by MCF8316A by incrementing Addr 0 by 2. A total of 8 data bytes are sent. The first 4 bytes (sent in LSB first way) are written to Addr 0 and the next 4 bytes are written to Addr 1.
- 5. If CRC is enabled, the packet ends with a CRC byte. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Data Bytes).
- 6. I²C stop condition.

72

Product Folder Links: MCF8316A



CRC includes {TARGET ID,0}, CONTROL WORD[23:0], DATA BYTES

Figure 7-53. I²C Write Operation Sequence

7.6.2.3 I²C Read Operation

MCF8316A read operation over I²C involves the following sequence.

- 1. I²C start condition.
- 2. The sequence starts with I²C target Start Byte.
- 3. The Start Byte is followed by 24-bit Control Word. Bit 23 in the control word has to be 1 as it is a read operation.
- The control word is followed by a repeated start or normal start.
- 5. MCF8316A sends the data bytes on SDA. The number of bytes sent by MCF8316A depends on the DLEN field value in the control word.
 - a. While sending data bytes, the LSB byte is sent first. Refer the examples below for more details.
 - b. 16-bit/32-bit Read The data from the address mentioned in Control Word is sent back.
 - c. 64-bit Read 64-bit is treated as two 32-bit read. The address mentioned in Control Word is taken as Addr 0. Addr 1 is calculating internally by MCF8316A by incrementing Addr 0 by 2. A total of 8 data bytes are sent by MCF8316A. The first 4 bytes (sent in LSB first way) are read from Addr 0 and the next 4 bytes are read from Addr 1.
 - d. MCF8316A takes some time to process the control word and read data from the given address. This involves some delay. It is quite possible that the repeated start with Target ID will be NACK'd. If the I²C read request has been NACK'd by MCF8316A, retry after few cycles. During this retry, it is not necessary to send the entire packet along with the control word. It is sufficient to send only the start condition with target ID and read bit.
- 6. If CRC is enabled, then MCF8316A sends an additional CRC byte at the end. If CRC is enabled, external MCU I²C controller has to read this additional byte before sending the stop bit. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Target ID + R bit, Data Bytes).
- 7. I²C stop condition.




Figure 7-54. I²C Read Operation Sequence

7.6.2.4 Examples of MCF8316A I²C Communication Protocol Packets

All values used in this example section are in hex format. I²C target ID used in the examples is 0x01.

Example for 32-bit Write Operation: Address – 0x00000080, Data – 0x1234ABCD, CRC Byte – 0x45 (Sample value; does not match with the actual CRC calculation)

Table 7-10. Example for 32-bit Write Operation Packet

Start Byt	te	Control V	Word 0 Control Word 1 Control Word 2 Data Bytes			CRC							
Target ID	I ² C Write	OP_R/ W	CRC_E N	DLEN	MEM_S EC	MEM_P AGE	MEM_A DDR	MEM_A DDR	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	WO	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11- CW8	CW7- CW0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x01	0x0	0x0	0x1	0x1	0x0	0x0	0x0	0x80	0xCD	0xAB	0x34	0x12	0x45
0x02	•	0x50	•	•	•	0x00		0x80	0xCD	0xAB	0x34	0x12	0x45

Example for 64-bit Write Operation: Address - 0x00000080, Data Address 0x00000080 - Data 0x01234567, Data Address 0x00000082 - Data 0x89ABCDEF, CRC Byte - 0x45 (Sample value; does not match with the actual CRC calculation)

Table 7-11. Example for 64-bit Write Operation Packet

Start By	te	Control Word 0				Control Word 1		Control Word 2	Data Bytes	CRC
Target ID	I ² C Write	OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR	MEM_ADDR	DB0 - DB7	CRC Byte
A6-A0	W0	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11-CW8	CW7-CW0	[D7-D0] x 8	C7-C0
0x01	0x0	0x0	0x1	0x2	0x0	0x0	0x0	0x80	0x67452301EFCDAB89	0x45
0x02		0x60				0x00		0x80	0x67452301EFCDAB89	0x45

Example for 32-bit Read Operation: Address – 0x00000080, Data – 0x1234ABCD, CRC Byte – 0x56 (Sample value; does not match with the actual CRC calculation)

Table 7-12. Example for 32-bit Read Operation Packet

Start By	rte .	Control	Word 0			Control	Word 1	Control Word 2	Start By	rte	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4
Target ID	I ² C Write	R/W	CRC_ EN	DLEN	MEM_ SEC	MEM_ PAGE	MEM_ ADDR	MEM_ ADDR	Target ID	I ² C Read	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	W0	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11- CW8	CW7- CW0	A6-A0	W0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x01	0x0	0x1	0x1	0x1	0x0	0x0	0x0	0x80	0x01	0x1	0xCD	0xAB	0x34	0x12	0x56
0x02		0xD0				0x00		0x80	0x03		0xCD	0xAB	0x34	0x12	0x56

7.6.2.5 Internal Buffers

MCF8316A uses buffers internally to store the data received on I²C. Highest priority is given to collecting data on the I²C Bus. There are 2 buffers (ping-pong) for I²C Rx Data and 2 buffers (ping-pong) for I²C Tx Data.

A write request from external MCU is stored in Rx Buffer 1 and then the parsing block is triggered to work on this data in Rx Buffer 1. While MCF8316A is processing a write packet from Rx Buffer 1, if there is another new read/write request, the entire data from the I²C bus is stored in Rx Buffer 2 and it will be processed after the current request.

MCF8316A can accommodate a maximum of two consecutive read/write requests. If MCF8316A is busy due to high priority interrupts, the data sent will be stored in internal buffers (Rx Buffer 1 and Rx Buffer 2). At this point, if there is a third read/write request, the Target ID will be NACK'd as the buffers are already full.

During read operations, the read request is processed and the read data from the register is stored in the Tx Buffer along with the CRC byte, if enabled. Now if the external MCU initiates an I²C Read (Target ID + R bit), the data from this Tx Buffer is sent over I²C. Since there are two Tx Buffers, register data from 2 MCF8316A reads

Product Folder Links: MCF8316A

can be buffered. Given this scenario, if there is a third read request, the control word will be stored in the Rx Buffer 1, but it will not be processed by MCF8316A as the Tx Buffers are full.

Once a data is read from Tx Buffer, the data is no longer stored in the Tx buffer. The buffer is cleared and it becomes available for the next data to be stored. If the read transaction was interrupted in between and if the MCU had not read all the bytes, external MCU can initiate another I²C read (only I²C read, without any control word information) to read all the data bytes from first.

7.6.2.6 CRC Byte Calculation

An 8-bit CCIT polynomial ($x^8 + x^2 + x + 1$) and CRC initial value 0xFF is used for CRC computation.

CRC Calculation in Write Operation: When the external MCU writes to MCF8316A, if the CRC is enabled, the external MCU has to compute an 8-bit CRC byte and add the CRC byte at the end of the data. MCF8316A will compute CRC using the same polynomial internally and if there is a mismatch, the write request is discarded. Input data for CRC calculation by external MCU for write operation are listed below:

- 1. Target ID + write bit.
- 2. Control word 3 bytes
- 3. Data bytes 2/4/8 bytes

CRC Calculation in Read Operation: When the external MCU reads from MCF8316A, if the CRC is enabled, MCF8316A sends the CRC byte at the end of the data. The CRC computation in read operation involves the start byte, control words sent by external MCU along with data bytes sent by MCF8316A. Input data for CRC calculation by external MCU to verify the data sent by MCF8316A are listed below:

- 1. Target ID + write bit
- 2. Control word 3 bytes
- 3. Target ID + read bit
- 4. Data bytes 2/4/8 bytes



7.7 EEPROM (Non-Volatile) Register Map

7.7.1 Algorithm_Configuration Registers

ALGORITHM_CONFIGURATION Registers lists the memory-mapped registers for the Algorithm_Configuration registers. All register offset addresses not listed in ALGORITHM_CONFIGURATION Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-13. ALGORITHM_CONFIGURATION Registers

Address	Acronym	Register Name	Section
80h	ISD_CONFIG	ISD Configuration	ISD_CONFIG Register (Address = 80h) [Reset = 00000000h]
82h	REV_DRIVE_CONFIG	Reverse Drive Configuration	REV_DRIVE_CONFIG Register (Address = 82h) [Reset = 00000000h]
84h	MOTOR_STARTUP1	Motor Startup Configuration 1	MOTOR_STARTUP1 Register (Address = 84h) [Reset = 00000000h]
86h	MOTOR_STARTUP2	Motor Startup Configuration 2	MOTOR_STARTUP2 Register (Address = 86h) [Reset = 00000000h]
88h	CLOSED_LOOP1	Closed Loop Configuration 1	CLOSED_LOOP1 Register (Address = 88h) [Reset = 00000000h]
8Ah	CLOSED_LOOP2	Closed Loop Configuration 2	CLOSED_LOOP2 Register (Address = 8Ah) [Reset = 00000000h]
8Ch	CLOSED_LOOP3	Closed Loop Configuration 3	CLOSED_LOOP3 Register (Address = 8Ch) [Reset = 00000000h]
8Eh	CLOSED_LOOP4	Closed Loop Configuration 4	CLOSED_LOOP4 Register (Address = 8Eh) [Reset = X]
94h	SPEED_PROFILES1	Speed Profile Configuration 1	SPEED_PROFILES1 Register (Address = 94h) [Reset = X]
96h	SPEED_PROFILES2	Speed Profile Configuration 2	SPEED_PROFILES2 Register (Address = 96h) [Reset = X]
98h	SPEED_PROFILES3	Speed Profile Configuration 3	SPEED_PROFILES3 Register (Address = 98h) [Reset = X]
9Ah	SPEED_PROFILES4	Speed Profile Configuration 4	SPEED_PROFILES4 Register (Address = 9Ah) [Reset = X]
9Ch	SPEED_PROFILES5	Speed Profile Configuration 5	SPEED_PROFILES5 Register (Address = 9Ch) [Reset = X]
9Eh	SPEED_PROFILES6	Speed Profile Configuration 6	SPEED_PROFILES6 Register (Address = 9Eh) [Reset = X]

Complex bit access types are encoded to fit into small table cells. Algorithm_Configuration Access Type Codes shows the codes that are used for access types in this section.

Table 7-14. Algorithm_Configuration Access Type Codes

Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type							
W	W	Write					
Reset or Defaul	t Value						
-n		Value after reset or the default value					

7.7.1.1 ISD_CONFIG Register (Address = 80h) [Reset = 00000000h]

ISD_CONFIG is shown in ISD_CONFIG Register and described in ISD_CONFIG Register Field Descriptions.

Return to the Summary Table.

Register to configure initial speed detect settings

Figure 7-55. ISD CONFIG Register

		1 190	ii e <i>i -</i> 33. 13D_	Jositi io itogi	3101		
31	30	29	28	27	26	25	24
PARITY	ISD_EN	BRAKE_EN	HIZ_EN	RVS_DR_EN	RESYNC_EN	FW_DRV_F	RESYN_THR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/V	V-0h
23	22	21	20	19	18	17	16
FW_DRV_R	ESYN_THR	BRK_MODE	RESERVED		RESERVED		BRK_TIME
R/W	V-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h
15	14	13	12	11	10	9	8
	BRK_TIME			STAT_DETECT _THR			
	R/W-0h			R/V	/-0h		R/W-0h
7	6	5	4	3	2	1	0
STAT_DET	ECT_THR		REV_DRV_HA	ANDOFF_THR	REV_DRV_OPEN_LOOP_CURR ENT		
R/W	V-0h		R/V	V-0h	R/W-0h		

Table 7-15. ISD_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	ISD_EN	R/W	0h	ISD enable 0h = Disable 1h = Enable
29	BRAKE_EN	R/W	0h	Brake enable 0h = Disable 1h = Enable
28	HIZ_EN	R/W	0h	Hi-Z enable 0h = Disable 1h = Enable
27	RVS_DR_EN	R/W	0h	Reverse drive enable 0h = Disable 1h = Enable
26	RESYNC_EN	R/W	0h	Resynchronization enable 0h = Disable 1h = Enable



Bit				Description (continued)
Bit 25-22	Field FW_DRV_RESYN_THR	Type R/W	Reset 0h	Description Minimum speed threshold to resynchronize to close loop (% of MAX_SPEED) 0h = 5% 1h = 10% 2h = 15% 3h = 20% 4h = 25% 5h = 30% 6h = 35% 7h = 40% 8h = 45% 9h = 50% Ah = 55% Bh = 60% Ch = 70% Dh = 80% Eh = 90% Fh = 100%
21	BRK_MODE	R/W	0h	Brake mode 0h = All three high side FETs turned ON 1h = All three low side FETs turned ON
20	RESERVED	R/W	0h	Reserved
19-17	RESERVED	R/W	0h	Reserved
16-13	BRK_TIME	R/W	Oh	Brake time 0h = 10 ms 1h = 50 ms 2h = 100 ms 3h = 200 ms 4h = 300 ms 5h = 400 ms 6h = 500 ms 7h = 750 ms 8h = 1 s 9h = 2 s Ah = 3 s Bh = 4 s Ch = 5 s Dh = 7.5 s Eh = 10 s Fh = 15 s



D 14				r rieid Descriptions (continued)
Bit	Field	Туре	Reset	Description
12-9	HIZ_TIME	R/W	0h	Hi-Z time
				0h = 10 ms
				1h = 50 ms
				2h = 100 ms
				3h = 200 ms
				4h = 300 ms
				5h = 400 ms
				6h = 500 ms
				7h = 750 ms
				8h = 1 s
				9h = 2 s
				Ah = 3 s
				Bh = 4 s
				Ch = 5 s
				Dh = 7.5 s
				Eh = 10 s
				Fh = 15 s
8-6	STAT_DETECT_THR	R/W	0h	BEMF threshold to detect if motor is stationary
				0h = 50 mV
				1h = 75 mV
				2h = 100 mV
				3h = 250 mV
				4h = 500 mV
				5h = 750 mV
				6h = 1000 mV
				7h = 1500 mV
5-2	REV_DRV_HANDOFF_T	R/W	0h	Speed threshold used to transition to open loop during reverse
	HR			deceleration (% of MAX_SPEED) 0h = 2.5%
				1h = 5%
				2h = 7.5%
				3h = 10%
				4h = 12.5%
				5h = 15%
				6h = 20%
				7h = 25%
				8h = 30%
				9h = 40%
				Ah = 50%
				Bh = 60%
				Ch = 70%
				Dh = 80%
				Eh = 90%
				Fh = 100%
1-0	REV_DRV_OPEN_LOOP	R/W	0h	Open loop current limit during speed reversal
	_CURRENT			0h = 1.5 A
				1h = 2.5 A
				2h = 3.5 A
				3h = 5.0 A



7.7.1.2 REV_DRIVE_CONFIG Register (Address = 82h) [Reset = 00000000h]

REV_DRIVE_CONFIG is shown in REV_DRIVE_CONFIG Register and described in REV_DRIVE_CONFIG Register Field Descriptions.

Return to the Summary Table.

Register to configure reverse drive settings

Figure 7-56. REV DRIVE CONFIG Register

	rigule 7-50. REV_DIGIVE_GORI TO Register								
31	30	29	28	27	26	25	24		
PARITY	R	EV_DRV_OPEN	LOOP_ACCEL_A	\1	REV_DRV	_OPEN_LOOP_A	CCEL_A2		
R/W-0h		R/V	V-0h			R/W-0h			
23	22	21	20	19	18	17	16		
REV_DRV_OP EN_LOOP_AC CEL_A2	ACTIVE_	BRAKE_CURRE	RAKE_KP						
R/W-0h		R/W-0h			R/W-0h				
15	14	13	12	11	10	9	8		
		ACTIVE_E	BRAKE_KP		ACTIVE_BRAKE_KI				
		R/V	V-0h		<u>'</u>	R/W	/-0h		
7	6	5	4	3	2	1	0		
			ACTIVE_E	BRAKE_KI					
	R/W-0h								

Table 7-16. REV_DRIVE_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-27	REV_DRV_OPEN_LOOP _ACCEL_A1	R/W	0h	Open loop acceleration coefficient A1 during reverse drive 0h = 0.01 Hz/s 1h = 0.05 Hz/s 2h = 1 Hz/s 3h = 2.5 Hz/s 4h = 5 Hz/s 5h = 10 Hz/s 6h = 25 Hz/s 7h = 50 Hz/s
				8h = 75 Hz/s 9h = 100 Hz/s Ah = 250 Hz/s Bh = 500 Hz/s Ch = 750 Hz/s Dh = 1000 Hz/s Eh = 5000 Hz/s Fh = 10000 Hz/s

Submit Document Feedback

Table 7-16. REV_DRIVE_CONFIG Register Field Descriptions (continued)

	Table 7-16. REV_DRIVE_CONFIG Register Field Descriptions (continued)								
Bit	Field	Туре	Reset	Description					
26-23	REV_DRV_OPEN_LOOP _ACCEL_A2	R/W	Oh	Open loop acceleration coefficient A2 during reverse drive 0h = 0.0 Hz/s2 1h = 0.05 Hz/s2 2h = 1 Hz/s2 3h = 2.5 Hz/s2 4h = 5 Hz/s2 5h = 10 Hz/s2 6h = 25 Hz/s2 7h = 50 Hz/s2 8h = 75 Hz/s2 9h = 100 Hz/s2 Ah = 250 Hz/s2 Bh = 500 Hz/s2 Ch = 750 Hz/s2 Dh = 1000 Hz/s2 Eh = 5000 Hz/s2 Fh = 10000 Hz/s2					
22-20	ACTIVE_BRAKE_CURRE NT_LIMIT	R/W	Oh	Bus current limit during active braking 0h = 0.5 A 1h = 1 A 2h = 2 A 3h = 3 A 4h = 4 A 5h = 5 A 6h = 6 A 7h = 7 A					
19-10	ACTIVE_BRAKE_KP	R/W	0h	10-bit value for active braking loop Kp. Kp = ACTIVE_BRAKE_KP / 2^7					
9-0	ACTIVE_BRAKE_KI	R/W	0h	10-bit value for active braking loop Ki. Ki = ACTIVE_BRAKE_KI / 29					

7.7.1.3 MOTOR_STARTUP1 Register (Address = 84h) [Reset = 00000000h]

MOTOR_STARTUP1 is shown in MOTOR_STARTUP1 Register and described in MOTOR_STARTUP1 Register Field Descriptions.

Return to the Summary Table.

Register to configure motor startup settings1

Figure 7-57. MOTOR_STARTUP1 Register

				_				
31	30	29	28	27	26	25	24	
PARITY	MTR_S	TARTUP		ALIGN_SLOW_RAMP_RATE				
R/W-0h	R/M	R/W-0h		R/W-0h				
23	22	21	20	19	18	17	16	
	ALIGN_TIME		А	LIGN_OR_SLOW	_CURRENT_ILIMI	Γ	IPD_CLK_FRE Q	
	R/W-0h			R/V	V-0h		R/W-0h	
15	14	13	12	11	10	9	8	
IPD_CLI	K_FREQ			IPD_CURR_THE	2		IPD_RLS_MOD E	
R/V	V-0h			R/W-0h			R/W-0h	



Figure 7-57. MOTOR_STARTUP1 Register (continued)

7	6	5	4	3	2	1	0
IPD_ADV	_ANGLE	IPD_RE	IPD_REPEAT		IQ_RAMP_EN	ACTIVE_BRAK E_EN	REV_DRV_CC NFIG
R/M	/-0h	R/W	R/W-0h		R/W-0h	R/W-0h	R/W-0h

Table 7-17. MOTOR_STARTUP1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	MTR_STARTUP	R/W	0h	Motor start-up method 0h = Align 1h = Double Align 2h = IPD 3h = Slow first cycle
28-25	ALIGN_SLOW_RAMP_RA TE	R/W	Oh	Align, slow first cycle and open loop current ramp rate 0h = 0.1 A/s 1h = 1 A/s 2h = 5 A/s 3h = 10 A/s 4h = 15 A/s 5h = 25 A/s 6h = 50 A/s 7h = 100 A/s 8h = 150 A/s 9h = 200 A/s Ah = 250 A/s Bh = 500 A/s Ch = 1000 A/s Ch = 1000 A/s Eh = 5000 A/s Fh = No Limit A/s
24-21	ALIGN_TIME	R/W	Oh	Align time 0h = 10 ms 1h = 50 ms 2h = 100 ms 3h = 200 ms 4h = 300 ms 5h = 400 ms 6h = 500 ms 7h = 750 ms 8h = 1 s 9h = 1.5 s Ah = 2 s Bh = 3 s Ch = 4 s Dh = 5 s Eh = 7.5 s Fh = 10 s

Submit Document Feedback



Bit	Field	Type	Reset	Description (continued)
20-17	ALIGN_OR_SLOW_CUR RENT_ILIMIT	R/W	Oh	Align or slow first cycle current limit 0h = 0.125 A 1h = 0.25 A 2h = 0.5 A 3h = 1.0 A 4h = 1.5 A 5h = 2.0 A 6h = 2.5 A 7h = 3.0 A 8h = 3.5 A 9h = 4.0 A Ah = 4.5 A Bh = 5.0 A Ch = 5.5 A Dh = 6.0 A Eh = 7.0 A Fh = 8.0 A
16-14	IPD_CLK_FREQ	R/W	Oh	IPD clock frequency 0h = 50 Hz 1h = 100 Hz 2h = 250 Hz 3h = 500 Hz 4h = 1000 Hz 5h = 2000 Hz 6h = 5000 Hz 7h = 10000 Hz



Bit	Field	Type	Reset	Description (continued)
13-9	IPD_CURR_THR	R/W	0h	IPD current threshold
		1,4,11		0h = 0.25 A
				1h = 0.5 A
				2h = 0.75 A
				3h = 1.0 A
				4h = 1.25 A
				5h = 1.5 A
				6h = 2.0 A
				7h = 2.5 A
				8h = 3.0 A
				9h = 3.667 A
				Ah = 4.0 A
				Bh = 4.667 A
				Ch = 5.0 A
				Dh = 5.333 A
				Eh = 6.0 A
				Fh = 6.667 A
				10h = 7.333 A
				11h = 8.0 A
				11h - 6.0 A 12h = NA
				13h = NA
				14h = NA
				15h = NA
				16h = NA
				17h = NA
				18h = NA
				19h = NA
				1Ah = NA
				1Bh = NA
				1Ch = NA
				1Dh = NA
				1Eh = NA
				1Fh = NA
8	IPD_RLS_MODE	R/W	0h	IPD release mode
				0h = Brake
				1h = Tristate
7-6	IPD_ADV_ANGLE	R/W	0h	IPD advance angle
				0h = 0°
				1h = 30°
				2h = 60°
				3h = 90°
5-4	IPD_REPEAT	R/W	0h	Number of times IPD is executed
		1,4,11		Oh = 1 time
				1h = average of 2 times
				2h = average of 3 times
				3h = average of 4 times
3	OL ILIMIT CONFIC	R/W	0h	
3	OL_ILIMIT_CONFIG	K/VV	UN	Open loop current limit configuration 0h = Open loop current limit defined by OL_ILIMIT
				1h = Open loop current limit defined by ILIMIT
2	IQ_RAMP_EN	R/W	0h	Iq ramp down before transition to close loop
				0h = Disable Iq ramp down
		I		1h = Enable Iq ramp down

Bit	Field	Туре	Reset	Description				
1	ACTIVE_BRAKE_EN	R/W	0h	Active braking enable 0h = Disable Active Brake 1h = Enable Active Brake				
0	REV_DRV_CONFIG	R/W	0h	Chooses between forward and reverse drive setting for reverse drive 0h = Open loop current, A1, A2 based on forward drive 1h = Open loop current, A1, A2 based on reverse drive				

7.7.1.4 MOTOR_STARTUP2 Register (Address = 86h) [Reset = 00000000h]

MOTOR_STARTUP2 is shown in MOTOR_STARTUP2 Register and described in MOTOR_STARTUP2 Register Field Descriptions.

Return to the Summary Table.

Register to configure motor startup settings2

Figure 7-58. MOTOR_STARTUP2 Register

	rigure 7-30. MOTOR_STARTOF2 Register						
31	30	29	28	27	26	25	24
PARITY		OL_II	LIMIT			OL_ACC_A1	
R/W-0h		R/W	/-0h			R/W-0h	
23	22	21	20	19	18	17	16
OL_ACC_A1		OL_A	CC_A2		AUTO_HANDO FF_EN	OPN_CL_HA	NDOFF_THR
R/W-0h	R/W-0h				R/W-0h	R/V	V-0h
15	14	13	12	11	10	9	8
OPN	_CL_HANDOFF_	THR		ALIGN_ANGLE			
	R/W-0h				R/W-0h		
7	6	5	4	3	2	1	0
SLOW_FIRST_CYC_FREQ				FIRST_CYCLE _FREQ_SEL	THETA_	_ERROR_RAMP	_RATE
	R/M	/-0h		R/W-0h		R/W-0h	

Table 7-18. MOTOR_STARTUP2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit



Bit	Field	Туре	Reset	Description
30-27	OL_ILIMIT	R/W	0h	Open loop current limit
30-21	OL_ILIWII I	1 4 4 4	011	0h = 0.125 A
				1h = 0.25 A
				2h = 0.5 A
				3h = 1.0 A
				4h = 1.5 A
				5h = 2.0 A
				6h = 2.5 A
				7h = 3.0 A
				8h = 3.5 A
				9h = 4.0 A
				Ah = 4.5 A
				Bh = 5.0 A
				Ch = 5.5 A
				Dh = 6.0 A
				Eh = 7.0 A
				Fh = 8.0 A
26-23	OL_ACC_A1	R/W	0h	Open loop acceleration coefficient A1
				0h = 0.01 Hz/s
				1h = 0.05 Hz/s
				2h = 1 Hz/s
				3h = 2.5 Hz/s
				4h = 5 Hz/s
				5h = 10 Hz/s
				6h = 25 Hz/s
				7h = 50 Hz/s
				8h = 75 Hz/s
				9h = 100 Hz/s
				Ah = 250 Hz/s
				Bh = 500 Hz/s
				Ch = 750 Hz/s
				Dh = 1000 Hz/s
				Eh = 5000 Hz/s
				Fh = 10000 Hz/s
20.10	0, 100 10	5.44		
22-19	OL_ACC_A2	R/W	0h	Open loop acceleration coefficient A2
				0h = 0.0 Hz/s2
				1h = 0.05 Hz/s2
				2h = 1 Hz/s2
				3h = 2.5 Hz/s2
				4h = 5 Hz/s2
				5h = 10 Hz/s2
				6h = 25 Hz/s2
				7h = 50 Hz/s2
				8h = 75 Hz/s2
				9h = 100 Hz/s2
				Ah = 250 Hz/s2
				Bh = 500 Hz/s2
				Ch = 750 Hz/s2
				Dh = 1000 Hz/s2
				Eh = 5000 Hz/s2
				Fh = 10000 Hz/s2
	1	L		



Bit	Field	Type	Reset	Description
18	AUTO_HANDOFF_EN	R/W	0h	Auto handoff enable
				0h = Disable Auto Handoff (and use OPN_CL_HANDOFF_THR)
				1h = Enable Auto Handoff
17-13	OPN_CL_HANDOFF_TH	R/W	0h	Open to close loop handoff threshold (% of MAX_SPEED)
	R			0h = 1%
				1h = 2%
				2h = 3%
				3h = 4%
				4h = 5%
				5h = 6%
				6h = 7%
				7h = 8%
				8h = 9%
				9h = 10%
				Ah = 11%
				Bh = 12%
				Ch = 13%
				Dh = 14%
				Eh = 15%
				Fh = 16%
				10h = 17%
				11h = 18%
				12h = 19%
				13h = 20%
				14h = 22.5%
				15h = 25%
				16h = 27.5%
				17h = 30%
				18h = 32.5%
				19h = 35%
				1Ah = 37.5%
				1Bh = 40%
				1Ch = 42.5%
				1Dh = 45%
				1Eh = 47.5%
				1Fh = 50%



Bit	Field	Туре	Reset	Description (continued)
12-8	ALIGN_ANGLE	R/W	0h	Align angle
	_			0h = 0°
				1h = 10°
				2h = 20°
				3h = 30°
				4h = 45°
				5h = 60°
				6h = 70°
				7h = 80°
				8h = 90°
				9h = 110°
				Ah = 120°
				Bh = 135°
				Ch = 150°
				Dh = 160°
				Eh = 170°
				Fh = 180°
				10h = 190°
				11h = 210°
				12h = 225°
				13h = 240°
				14h = 250°
				15h = 260°
				16h = 270°
				17h = 280°
				18h = 290°
				19h = 315°
				1Ah = 330°
				1Bh = 340°
				1Ch = 350°
				1Dh = N/A
				1Eh = N/A
				1Fh = N/A
7-4	SLOW_FIRST_CYC_FRE Q	R/W	0h	Frequency of first cycle in close loop startup (% of MAX_SPEED) 0h = 1%
				1h = 2%
				2h = 3%
				3h = 5%
				4h = 7.5%
				5h = 10%
				6h = 12.5%
				7h = 15%
				8h = 17.5%
				9h = 20%
				Ah = 25%
				Bh = 30%
				Ch = 35%
				Dh = 40%
				Eh = 45%
				Fh = 50%

D **				
Bit	Field	Туре	Reset	Description
3	FIRST_CYCLE_FREQ_S EL	R/W	Oh	First cycle frequency in open loop for align, double align and IPD startup options 0h = Defined by SLOW_FIRST_CYC_FREQ 1h = 0 Hz
2-0	THETA_ERROR_RAMP_ RATE	R/W	Oh	Ramp rate for reducing difference between estimated theta and open loop theta 0h = 0.01 deg/ms 1h = 0.05 deg/ms 2h = 0.1 deg/ms 3h = 0.15 deg/ms 4h = 0.2 deg/ms 5h = 0.5 deg/ms 6h = 1 deg/ms 7h = 2 deg/ms

7.7.1.5 CLOSED_LOOP1 Register (Address = 88h) [Reset = 00000000h]

CLOSED_LOOP1 is shown in CLOSED_LOOP1 Register and described in CLOSED_LOOP1 Register Field Descriptions.

Return to the Summary Table.

Register to configure close loop settings1

Figure 7-59. CLOSED LOOP1 Register

		Figure	9 7-59. CLOSE	:D_LOOP1 R	egister		
31	30	29	28	27	26	25	24
PARITY	OVERMODULA TION_ENABLE			CL_ACC			CL_DEC_CON FIG
R/W-0h	R/W-0h			R/W-0h			R/W-0h
23	22	21	20	19	18	17	16
		CL_DEC			F	PWM_FREQ_OU	Γ
		R/W-0h		R/W-0h			
15	14	13	12	11	10	9	8
PWM_FREQ_O UT	PWM_MODE	FG_	SEL		FG_	DIV	
R/W-0h	R/W-0h	R/V	V-0h		R/W	/-0h	
7	6	5	4	3	2	1	0
FG_CONFIG		FG_BEMF_THR		AVS_EN	DEADTIME_CO MP_EN	SPEED_LOOP _DIS	LOW_SPEED_ RECIRC_BRAK E_EN
R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 7-19. CLOSED_LOOP1 Register Field Descriptions

Bit	Field	Туре	Reset	Description			
31	PARITY	R/W	0h	Parity bit			
30	OVERMODULATION_EN ABLE	R/W	0h	Overmodulation enable 0h = Disable Over Modulation 1h = Enable Over Modulation			



Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
29-25	CL_ACC	R/W	0h	Closed loop acceleration
				0h = 0.5 Hz/s
				1h = 1 Hz/s
				2h = 2.5 Hz/s
				3h = 5 Hz/s
				4h = 7.5 Hz/s
				5h = 10 Hz/s
				6h = 20 Hz/s
				7h = 40 Hz/s
				8h = 60 Hz/s
				9h = 80 Hz/s
				Ah = 100 Hz/s
				Bh = 200 Hz/s
				Ch = 300 Hz/s
				Dh = 400 Hz/s
				Eh = 500 Hz/s
				Fh = 600 Hz/s
				10h = 700 Hz/s
				11h = 800 Hz/s
				12h = 900 Hz/s
				13h = 1000 Hz/s
				14h = 2000 Hz/s
				15h = 4000 Hz/s
				16h = 6000 Hz/s
				17h = 8000 Hz/s
				18h = 10000 Hz/s
				19h = 20000 Hz/s
				1Ah = 30000 Hz/s
				1Bh = 40000 Hz/s
				1Ch = 50000 Hz/s
				1Dh = 60000 Hz/s
				1Eh = 70000 Hz/s
				1Fh = No limit
24	CL_DEC_CONFIG	R/W	0h	Closed loop deceleration configuration
				0h = Closed loop deceleration defined by CL_DEC
				1h = Closed loop deceleration defined by CL_ACC



Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

Dit.			Secretarian		
Bit	Field	Туре	Reset	Description	
23-19	CL_DEC	R/W	0h	Closed loop deceleration. This register is used only if AVS is disabled and CL_DEC_CONFIG is set to '0'	
				0h = 0.5 Hz/s	
				1h = 1 Hz/s	
				2h = 2.5 Hz/s	
				3h = 5 Hz/s	
				4h = 7.5 Hz/s	
				5h = 10 Hz/s	
				6h = 20 Hz/s	
				7h = 40 Hz/s	
				8h = 60 Hz/s	
				9h = 80 Hz/s	
				Ah = 100 Hz/s	
				Bh = 200 Hz/s	
				Ch = 300 Hz/s	
				Dh = 400 Hz/s	
				Eh = 500 Hz/s	
				Fh = 600 Hz/s	
				10h = 700 Hz/s	
				11h = 800 Hz/s	
				12h = 900 Hz/s	
				13h = 1000 Hz/s	
				14h = 2000 Hz/s	
				15h = 4000 Hz/s	
				16h = 6000 Hz/s	
				17h = 8000 Hz/s	
				18h = 10000 Hz/s	
				19h = 20000 Hz/s	
				1Ah = 30000 Hz/s	
				1Bh = 40000 Hz/s	
				1Ch = 50000 Hz/s	
				1Dh = 60000 Hz/s	
				1Eh = 70000 Hz/s	
				1Fh = No limit	
18-15	PWM_FREQ_OUT	R/W	0h	Output PWM switching frequency	
				0h = 10 kHz	
				1h = 15 kHz	
				2h = 20 kHz	
				3h = 25 kHz	
				4h = 30 kHz	
				5h = 35 kHz	
				6h = 40 kHz	
				7h = 45 kHz	
				8h = 50 kHz	
				9h = 55 kHz	
				Ah = 60 kHz	
				Bh = 65 kHz	
				Ch = 70 kHz	
				Dh = 75 kHz	
				Eh = N/A	
				Fh = N/A	
				I II = IV/A	



Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (continued)		
14	PWM_MODE	R/W	Oh	PWM modulation 0h = Continuous Space Vector Modulation 1h = Discontinuous Space Vector Modulation		
13-12	FG_SEL	R/W	Oh	FG select 0h = Output FG in open loop and closed loop 1h = Output FG in only closed loop 2h = Output FG in open loop for the first try. 3h = N/A		
11-8	FG_DIV	R/W	Oh	FG division factor 0h = Divide by 1 (2-pole motor mechanical speed) 1h = Divide by 1 (2-pole motor mechanical speed) 2h = Divide by 2 (4-pole motor mechanical speed) 3h = Divide by 3 (6-pole motor mechanical speed) 4h = Divide by 4 (8-pole motor mechanical speed) Fh = Divide by 15 (30-pole motor mechanical speed)		
7	FG_CONFIG	R/W	Oh	FG output configuration 0h = FG active as long as motor is driven 1h = FG active till BEMF drops below BEMF threshold defined by FG_BEMF_THR		
6-4	FG_BEMF_THR	R/W	Oh	FG output BEMF threshold 0h = +/- 1mV 1h = +/- 2mV 2h = +/- 5mV 3h = +/- 10mV 4h = +/- 20mV 5h = +/- 30mV 6h = N/A 7h = N/A		
3	AVS_EN	R/W	Oh	AVS enable 0h = Disable 1h = Enable		
2	DEADTIME_COMP_EN	R/W	Oh	Deadtime compensation enable 0h = Disable 1h = Enable		
1	SPEED_LOOP_DIS	R/W	Oh	Speed loop disable 0h = Enable 1h = Disable		
0	LOW_SPEED_RECIRC_B RAKE_EN	R/W	0h	Stop mode applied when stop mode is recirculation brake and motor running in align or open loop 0h = Hi-z 1h = Low Side Brake		

7.7.1.6 CLOSED_LOOP2 Register (Address = 8Ah) [Reset = 00000000h]

CLOSED_LOOP2 is shown in CLOSED_LOOP2 Register and described in CLOSED_LOOP2 Register Field Descriptions.

Return to the Summary Table.

Register to configure close loop settings2



Figure 7-60. CLOSED_LOOP2 Register

		9	7-00. OLOGE		 			
31	30	29	28	27	26	25	24	
PARITY		MTR_STOP			MTR_STOP_	BRK_TIME		
R/W-0h		R/W-0h			R/W	'-0h		
23	22	21	20	19	18	17	16	
	ACT_SF	PIN_THR			BRAKE_SPEED	_THRESHOLD		
	R/W	/-0h		R/W-0h				
15	14	13	12	11	10	9	8	
			МОТО	R_RES				
			R/W	/-0h				
7	6	5	4	3	2	1	0	
	MOTOR_IND							
			R/W	/-0h				

Table 7-20. CLOSED_LOOP2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-28	MTR_STOP	R/W	0h	Motor stop method
				0h = Hi-z
				1h = Recirculation Mode
				2h = Low side braking
				3h = High side braking
				4h = Active spin down
				5h = Align braking
				6h = N/A
				7h = N/A
27-24	MTR_STOP_BRK_TIME	R/W	0h	Brake time during motor stop
				0h = 0.1 ms
				1h = 0.1 ms
				2h = 0.25 ms
				3h = 0.5 ms
				4h = 1 ms
				5h = 5 ms
				6h = 10 ms
				7h = 50 ms
				8h = 100 ms
				9h = 250 ms
				Ah = 500 ms
				Bh = 1000 ms
				Ch = 2500 ms
				Dh = 5000 ms
				Eh = 10000 ms
				Fh = 15000 ms



Table 7-20. CLOSED_LOOP2 Register Field Descriptions (continued)

	Table 7-20. CLOSED_LOOP2 Register Field Descriptions (continued)								
Bit	Field	Туре	Reset	Description					
23-20	ACT_SPIN_THR	R/W	0h	Speed threshold for active spin down (% of MAX_SPEED)					
				0h = 100 %					
				1h = 90 %					
				2h = 80 %					
				3h = 70 %					
				4h = 60%					
				5h = 50 %					
				6h = 45 %					
				7h = 40 %					
				8h = 35 %					
				9h = 30 %					
				Ah = 25 %					
				Bh = 20 %					
				Ch = 15 %					
				Dh = 10 %					
				Eh = 5 %					
				Fh = 2.5 %					
19-16	BRAKE_SPEED_THRES HOLD	R/W	0h	Speed threshold for BRAKE pin and motor stop options (low-side braking or high-side braking or align braking) (% of MAX_SPEED)					
				0h = 100 %					
				1h = 90 %					
				2h = 80 %					
				3h = 70 %					
				4h = 60%					
				5h = 50 %					
				6h = 45 %					
				7h = 40 %					
				8h = 35 %					
				9h = 30 %					
				Ah = 25 %					
				Bh = 20 %					
				Ch = 15 %					
				Dh = 10 %					
				Eh = 5 %					
				Fh = 2.5 %					
15-8	MOTOR_RES	R/W	0h	8-bit values for motor phase resistance					
7-0	MOTOR_IND	R/W	0h	8-bit values for motor phase inductance					

7.7.1.7 CLOSED_LOOP3 Register (Address = 8Ch) [Reset = 00000000h]

CLOSED_LOOP3 is shown in CLOSED_LOOP3 Register and described in CLOSED_LOOP3 Register Field Descriptions.

Return to the Summary Table.

Register to configure close loop settings3

Figure 7-61. CLOSED_LOOP3 Register

		9			9.010.				
31	30	29	28	27	26	25	24		
PARITY			MO	TOR_BEMF_CON	IST				
R/W-0h		R/W-0h							
23	22	21	20	19	18	17	16		

	Figure 7-61. CLOSED_LOOP3 Register (continued)									
MOTOR_BEMF _CONST		CURR_LOOP_KP								
R/W-0h		R/W-0h								
15	14	13	12	11	10	9	8			
	CURR_LOOP_K	P			CURR_LOOP_KI					
	R/W-0h			R/W-0h						
7	6	5	4	3	2	1	0			
	CURR_LOOP_KI SPD_LOOP_KP									
		R/W-0h R/W-0h								

Table 7-21. CLOSED_LOOP3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-23	MOTOR_BEMF_CONST	R/W	0h	8-bit values for motor BEMF constant
22-13	CURR_LOOP_KP	R/W	Oh	10-bit value for current Iq and Id loop Kp. Kp = 8LSB of CURR_LOOP_KP / 10^2MSB of CURR_LOOP_KP. Set to 0 for auto calculation of current loop Kp.
12-3	CURR_LOOP_KI	R/W	0h	10-bit value for current Iq and Id loop Ki. Ki = 1000 * 8LSB of CURR_LOOP_KI / 10^2MSB of CURR_LOOP_KI. Set to 0 for auto calculation of current loop Ki.
2-0	SPD_LOOP_KP	R/W	0h	3 MSB bits for speed loop Kp. Kp = 0.01 * 8LSB of SPD_LOOP_KP / 10^2MSB of SPD_LOOP_KP

7.7.1.8 CLOSED_LOOP4 Register (Address = 8Eh) [Reset = X]

CLOSED_LOOP4 is shown in CLOSED_LOOP4 Register and described in CLOSED_LOOP4 Register Field Descriptions.

Return to the Summary Table.

Register to configure close loop settings4

Figure 7-62, CLOSED LOOP4 Register

		riguie	: 7-02. CLUSE	D_LOOP4 RE	gister				
31	30	29	28	27	26	25	24		
PARITY				SPD_LOOP_KP					
R/W-0h	•			R/W-0h					
23	22	21	20	19	18	17	16		
			SPD_L0	OOP_KI					
			R/W	/-0h					
15	14	13	12	11	10	9	8		
SPD_L	OOP_KI			MAX_S	SPEED				
RΛ	V-0h			R/V	V-X				
7	6	5	4	3	2	1	0		
			MAX_S	SPEED					
	R/W-X								

Table 7-22. CLOSED_LOOP4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit



Table 7-22. CLOSED_LOOP4 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
30-24	SPD_LOOP_KP	R/W	0h	7 LSB bits for speed loop Kp. Kp = 0.01 * 8LSB of SPD_LOOP_KP / 10^2MSB of SPD_LOOP_KP. Set to 0 for auto calculation of speed loop Kp.
23-14	SPD_LOOP_KI	R/W	Oh	10-bit value for speed loop Ki. Ki = 0.1 * 8LSB of SPD_LOOP_KI / 10^2MSB of SPD_LOOP_KI. Set to 0 for auto calculation of speed loop Ki.
13-0	MAX_SPEED	R/W	Х	14-bit value for setting maximum value of speed in electrical Hz Maximum motor electrical speed (Hz): {MOTOR_SPEED/6} For example: if MOTOR_SPEED is 0x2710, then maximum motor speed (Hz) = 10000(0x2710)/6 = 1666 Hz

7.7.1.9 SPEED_PROFILES1 Register (Address = 94h) [Reset = X]

SPEED_PROFILES1 is shown in SPEED_PROFILES1 Register and described in SPEED_PROFILES1 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile1

Figure 7-63. SPEED_PROFILES1 Register

		Figure 1	7-63. SPEED_	PROFILES1 I	Register				
31	30	29	28	27	26	25	24		
PARITY	SPEED_PROF	FILE_CONFIG			DUTY_ON1				
R/W-0h	R/M	/-0h			R/W-X				
23	22	21	20	19	18	17	16		
	DUTY_ON1			DUTY_OFF1					
	R/W-X		R/W-X						
15	14	13	12	11	10	9	8		
	DUTY_OFF1		DUTY_CLAMP1						
	R/W-X				R/W-X				
7	6	5	4	3	2	1	0		
	DUTY_CLAMP1		DUTY_A						
	R/W-X R/W-X								

Table 7-23. SPEED_PROFILES1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	SPEED_PROFILE_CONFI G	R/W	Oh	Configuration for speed profiles 0h = Speed Reference Mode 1h = Linear Mode 2h = Staircase Mode 3h = Forward Reverse Mode
28-21	DUTY_ON1	R/W	Х	Duty_ON1 configuration (%) = {(DUTY_ON1/255)*100}
20-13	DUTY_OFF1	R/W	Х	Duty_OFF1 Configuration (%) = {(DUTY_OFF1/255)*100}
12-5	DUTY_CLAMP1	R/W	Х	Duty_CLAMP1 Configuration Duty Cycle for clamping speed (%) = {(DUTY_CLAMP1/255)*100}
4-0	DUTY_A	R/W	Х	5 MSB bits for Duty Cycle A

Submit Document Feedback

7.7.1.10 SPEED_PROFILES2 Register (Address = 96h) [Reset = X]

SPEED_PROFILES2 is shown in SPEED_PROFILES2 Register and described in SPEED_PROFILES2 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile2

Figure 7-64. SPEED PROFILES2 Register

		i igaic i	07. OI LLD_	I KOI ILLUZ I	togisto:			
31	30	29	28	27	26	25	24	
PARITY		DUTY_A			DUT	Y_B		
R/W-0h		R/W-X		R/W-X				
23	22	21	20	19	18	17	16	
	DUT	ГҮ_В			DUT	Y_C		
R/W-X				R/W-X				
15	14	13	12	11	10	9	8	
	DUT	ry_c		DUTY_D				
	R/\	N-X			R/V	/-X		
7	6	5	4	3	2	1	0	
DUTY_D				DUTY_E				
R/W-X					R/W	′-0h		

Table 7-24. SPEED_PROFILES2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-28	DUTY_A	R/W	Х	3 LSB bits for Duty Cycle A Duty_A Configuration Duty Cycle A (%) = {(DUTY_A/255)*100}
27-20	DUTY_B	R/W	X	Duty_B Configuration Duty Cycle B (%) = {(DUTY_B/255)*100}
19-12	DUTY_C	R/W	X	Duty_C Configuration Duty Cycle C (%) = {(DUTY_C/255)*100}
11-4	DUTY_D	R/W	Х	Duty_D Configuration Duty Cycle D (%) = {(DUTY_D/255)*100}
3-0	DUTY_E	R/W	0h	4 MSB bits for Duty Cycle E

7.7.1.11 SPEED_PROFILES3 Register (Address = 98h) [Reset = X]

SPEED_PROFILES3 is shown in SPEED_PROFILES3 Register and described in SPEED_PROFILES3 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile3

Figure 7-65. SPEED_PROFILES3 Register

31	30	29	28	27	26	25	24	
PARITY	DUTY_E DUTY_ON2							
R/W-0h	R/W-X				R/W-X			
23	22	21	20	19	18	17	16	
		DUTY_ON2			DUTY_OFF2			
		R/W-X			R/W-X			
15	14	13	12	11	10	9	8	
	DUTY_OFF2 DUTY_CLAMP2							
		R/W-X				R/W-X		



Figure 7-65. SPEED_PROFILES3 Register (continued)

7	6	5	4	3	2	1	0		
DUTY_CLAMP2					RESERVED				
R/W-X						R/W-0h			

Table 7-25. SPEED_PROFILES3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-27	DUTY_E	R/W	Х	4 LSB bits for Duty Cycle E Duty_E Configuration Duty Cycle E (%) = {(DUTY_E/255)*100}
26-19	DUTY_ON2	R/W	X	Duty_ON2 Configuration (%) = {(DUTY_ON2/255)*100}
18-11	DUTY_OFF2	R/W	Х	Duty_OFF2 Configuration (%) = {(DUTY_OFF2/255)*100}
10-3	DUTY_CLAMP2	R/W	Х	Duty_CLAMP2 Configuration Duty Cycle for clamping speed (%) = {(DUTY_CLAMP1/255)*100}
2-0	RESERVED	R/W	0h	Reserved

7.7.1.12 SPEED_PROFILES4 Register (Address = 9Ah) [Reset = X]

SPEED_PROFILES4 is shown in SPEED_PROFILES4 Register and described in SPEED_PROFILES4 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile4

Figure 7-66. SPEED PROFILES4 Register

		i igaic i	00. O. LLD_		togiste:				
31	30	29	28	27	26	25	24		
PARITY	SPEED_OFF1								
R/W-0h		R/W-X							
23	22	21	20	19	18	17	16		
SPEED_OFF1				SPEED_CLAMP1					
R/W-X				R/W-X					
15	14	13	12	11	10	9	8		
SPEED_CLAM P1				SPEED_A					
R/W-X				R/W-X					
7	6	5	4	3	2	1	0		
SPEED_A				SPEED_B					
R/W-X	•			R/W-X					

Table 7-26. SPEED_PROFILES4 Register Field Descriptions

	I do I	-0. 0		54 Regiotor Flora Becomptions
Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-23	SPEED_OFF1	R/W	Х	Turn off speed Configuration Turn off speed (% of MAX_SPEED) = {(SPEED_OFF1/255)*100}
22-15	SPEED_CLAMP1	R/W	Х	Clamp Speed Configuration Clamp Speed (% of MAX_SPEED) = {(SPEED_CLAMP1/255)*100}
14-7	SPEED_A	R/W	Х	Speed A configuration SPEED A (% of MAX_SPEED) = {(SPEED_A/255)*100}
6-0	SPEED_B	R/W	Х	7 MSB of SPEED_B configuration

7.7.1.13 SPEED_PROFILES5 Register (Address = 9Ch) [Reset = X]

SPEED_PROFILES5 is shown in SPEED_PROFILES5 Register and described in SPEED_PROFILES5 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile5

Figure 7-67. SPEED PROFILES5 Register

		9	• • • • • • • • • • • • • • • • • • •		10 9.010.				
31	30	29	28	27	26	25	24		
PARITY	SPEED_B	SPEED_C							
R/W-0h	R/W-X			R/V	V-X				
23	22	21	20	19	18	17	16		
SPE	ED_C	SPEED_D							
R/V	N-X	-X R/W-X							
15	14	13	12	11	10	9	8		
SPE	ED_D			SPE	ED_E				
R/V	N-X			R/V	V-X				
7	6	5	4	3	2	1	0		
SPE	ED_E	RESERVED							
R/V	N-X	R/W-0h							

Table 7-27. SPEED_PROFILES5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	SPEED_B	R/W	Х	1 LSB of SPEED_B configuration Speed B Configuration SPEED B(% of MAX_SPEED) = {(SPEED_B/255)*100}
29-22	SPEED_C	R/W	Х	Speed C configuration SPEED C (% of MAX_SPEED) = {(SPEED_A/255)*100}
21-14	SPEED_D	R/W	Х	Speed D configuration SPEED D (% of MAX_SPEED) = {(SPEED_D/255)*100}
13-6	SPEED_E	R/W	Х	Speed E Configuration SPEED E (% of MAX_SPEED) = {(SPEED_E/255)*100}
5-0	RESERVED	R/W	0h	Reserved

7.7.1.14 SPEED_PROFILES6 Register (Address = 9Eh) [Reset = X]

SPEED_PROFILES6 is shown in SPEED_PROFILES6 Register and described in SPEED_PROFILES6 Register Field Descriptions.

Return to the Summary Table.

Register to configure speed profile6

Figure 7-68. SPEED PROFILES6 Register

		9	· ••• ••					
31	30	29	28	27	26	25	24	
PARITY SPEED_OFF2								
R/W-0h		R/W-X						
23	22	21	20	19	18	17	16	
SPEED_OFF2				SPEED_CLAMP2	2			
R/W-X		R/W-X						
15	14	13	12	11	10	9	8	



Figure 7-68. SPEED PROFILES6 Register (continued)

		94.0			. (55	,		
SPEED_CLAM P2	RESERVED							
R/W-X		R/W-X						
7	6	6 5 4 3 2 1 0						
	RESERVED							
			R/\	N-X				

Table 7-28. SPEED_PROFILES6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-23	SPEED_OFF2	R/W	Х	Turn off speed Configuration Turn off speed (% of MAX_SPEED) = {(SPEED_OFF2/255)*100}
22-15	SPEED_CLAMP2	R/W	Х	Clamp Speed Configuration Clamp Speed (% of MAX_SPEED) = {(SPEED_CLAMP2/255)*100}
14-0	RESERVED	R/W	X	Reserved

7.7.2 Fault_Configuration Registers

FAULT_CONFIGURATION Registers lists the memory-mapped registers for the Fault_Configuration registers. All register offset addresses not listed in FAULT_CONFIGURATION Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-29. FAULT CONFIGURATION Registers

			<u> </u>
Address	Acronym	Register Name	Section
90h	FAULT_CONFIG1	Fault Configuration 1	FAULT_CONFIG1 Register (Address = 90h) [Reset = 00000000h]
92h	FAULT_CONFIG2	Fault Configuration 2	FAULT_CONFIG2 Register (Address = 92h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. Fault Configuration Access Type Codes shows the codes that are used for access types in this section.

Table 7-30. Fault Configuration Access Type Codes

idble / co. i ddit_coinigalation /tococc iype codec							
Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type							
W	W	Write					
Reset or Default	Reset or Default Value						
-n		Value after reset or the default value					

7.7.2.1 FAULT_CONFIG1 Register (Address = 90h) [Reset = 00000000h]

FAULT_CONFIG1 is shown in FAULT_CONFIG1 Register and described in FAULT_CONFIG1 Register Field Descriptions.

Return to the Summary Table.

Register to configure fault settings1

Figure 7-69. FAULT_CONFIG1 Register

31	30	29	28	27	26	25	24

Figure 7-69. FAULT_CONFIG1 Register (continued)

		Figure 7-69.	FAULI_CON	-IG1 Register	(continued)		
PARITY		ILIN	MIT		1	HW_LOCK_ILIMIT	Γ
R/W-0h		R/W	/-0h		R/W-0h		
23	22	21	20	19	18	17	16
HW_LOCK_ILI MIT		LOCK_	ILIMIT	LOCK_ILIMIT_MODE			
R/W-0h		R/W	/-0h		R/W-0h		
15	14	13	12	11	10	9	8
LOCK_ILIMIT_ MODE		LOCK_ILI	MIT_DEG			LCK_RETRY	
R/W-0h		R/W	/-0h			R/W-0h	
7	6	5	4	3	2	1	0
LCK_RETRY		MTR_LCK_MODE				IPD_FREQ_FA ULT_EN	SATURATION_ FLAGS_EN
R/W-0h		R/W	/-0h		R/W-0h	R/W-0h	R/W-0h

Table 7-31. FAULT_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-27	ILIMIT	R/W	0h	Reference for torque PI loop
				0h = 0.125 A
				1h = 0.25 A
				2h = 0.5 A
				3h = 1.0 A
				4h = 1.5 A
				5h = 2.0 A
				6h = 2.5 A
				7h = 3.0 A
				8h = 3.5 A
				9h = 4.0 A
				Ah = 4.5 A
				Bh = 5.0 A
				Ch = 5.5 A
				Dh = 6.0 A
				Eh = 7.0 A
				Fh = 8.0 A



Table 7-31. FAULT_CONFIG1 Register Field Descriptions (continued)							
Bit	Field	Туре	Reset	Description			
26-23	HW_LOCK_ILIMIT	R/W	0h	Comparator based lock detection current limit			
				0h = 0.125 A			
				1h = 0.25 A			
				2h = 0.5 A			
				3h = 1.0 A			
				4h = 1.5 A			
				5h = 2.0 A			
				6h = 2.5 A			
				7h = 3.0 A			
				8h = 3.5 A			
				9h = 4.0 A			
				Ah = 4.5 A			
				Bh = 5.0 A			
				Ch = 5.5 A			
				Dh = 6.0 A			
				Eh = 7.0 A			
				Fh = 8.0 A			
22-19	LOCK_ILIMIT	R/W	0h	ADC based lock detection current threshold			
	_			0h = 0.125 A			
				1h = 0.25 A			
				2h = 0.5 A			
				3h = 1.0 A			
				4h = 1.5 A			
				5h = 2.0 A			
				6h = 2.5 A			
				7h = 3.0 A			
				8h = 3.5 A			
				9h = 4.0 A			
				Ah = 4.5 A			
				Bh = 5.0 A			
				Ch = 5.5 A			
				Dh = 6.0 A			
				Eh = 7.0 A			
				Fh = 8.0 A			
				111 V.V.1			



18-15 LOCK_LIMIT_MODE RW On Lock current limit mode Oh = limit lock detection causes latched fault; nFAULT active; Gate driver is in interculation mode are limit lock detection causes latched fault; nFAULT active; Gate driver is in ingh-side brake mode (All high-side FETs are turned ON) Sh = limit lock detection causes latched fault; nFAULT active; Gate driver is in ingh-side brake mode (All high-side FETs are turned ON) Sh = limit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All ligh-side FETs are turned ON) Sh = limit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All ligh-side FETs are turned ON) sh = Fault automatically deteared after LCK_RETRY time. Number of retries immited to AUTO_RETRY_TIMES, In number of retries exceed AUTO_RETRY_TIMES, In a state of retries acceed AUTO_RETRY_TIMES, In a state of retri	Bit	Field	Type	Reset	Description (continued)
the limit look detection causes latched fault; nFAULT active; Gate driver is tristated the limit look detection causes latched fault; nFAULT active; Gate driver is in recirculation mode 2h = limit look detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 3h = limit look detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All ligh-side FETs are turned ON) 3h = limit look detection causes latched fault; nAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode, nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES. If number of retries active is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = limit look detection current limit is in report only but no action is taken, nFAULT active 8h = limit look detection current limit deglitch time 6h = 0.05 ms 1h = 0.1 ms 2h = 25 ms 3h = 0.5 ms 3h = 0					
driver is Intestated 1h = Illimit lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode 2h = Illimit lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON). Sh = Illimit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON). Ah = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, and its latched; Gate driver is tristated; nFAULT active AUTO_RETRY_TIMES, and its latched; Gate driver is in recirculation mode; nFAULT active 5h = Fault automatically cleared after LCK_RETRY_time. Number of retries limited to AUTO_RETRY_TIMES, and its latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared of nAUTO_RETRY_TIMES after LCK_RETRY_time. Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, in turneber of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-high side FETs are turned ON); nFAULT active 8h = Illimit Lock detection current limit is in report only but no action is taken; nFAULT active 8h = Illimit Lock is disabled An = ILIMIT Lock is disabled An = ILIMIT Lock is disabled Ch = ILIMIT Lock is disabled Dh = 0.05 ms Sh = 5 ms Sh = 5 ms Sh = 50 ms Ah = 50 ms Ah = 50 ms Ah = 50 ms Ch = 100 m	10-15	LOCK_ILIWIT_MODE	FX/ V V	UII	
the Illimit took detection causes latched fault; nFAULT active; Gate driver is in recirculation mode 2h = Illimit took detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 3h = Illimit took detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. All member of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, and is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in low-side on the property of the property					
driver is in recirculation mode 2h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 3h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, in rumber of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, if number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-high) side FETs are turned ON; nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, if number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-high) side FETs are turned ON; nFAULT active 8h = Ilimit Lock detection current limit is in report only but no action is taken, nFAULT active 9h = ILIMIT LOCK is disabled An = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disa					
2h = llimit lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned (N)) 3h = llimit tock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned (N)) 4h = Fault automatically cleared after LCK, RETRY time. Number of retries limited to AUTO_RETRY_TIMES, flut is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, and the latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared after LCK_RETRY time. Number of retries is exceed AUTO_RETRY_TIMES, and the latched; Gate driver is in recirculation mode; nFAULT active 7h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time. State driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES, and time the properties of th					
driver is in high-side brake mode (All high-side FETs are turned ON) Sh = Illimit lock detection causes latched faut, riFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK, RETRY time. Number of retries illimited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is instaled; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is not recruitation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY times after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETS are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY times in one-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit Lock detection current limit is in report only but no action is taken; nFAULT active 9h = IlLIMIT LOCK is disabled Ah = ILLIMIT LOCK is disabled Ch = ILLIMIT LOCK					
3h = Illimit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK, RETRY time. Number of retries limited to AUTO, RETRY, TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries in the dot AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in logh-side brake mode (All-high) side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES. If number of retri					
driver is in low-side brake mode (All low-side FETs are turned ON) An = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries sexceed AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES. If number of retries is necessary in the property of					, , ,
4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in intiph-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries imited to AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is d					, , ,
retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled En = ILIMIT LOCK is disabled En = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled En = I					·
AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active sh = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILLIMIT LOCK is disabled An = ILLMIT LOCK is disabled Ch = ILLIMIT LOCK is disabled Dh = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Ch = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Fh = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Eh = ILLIMIT LOCK is disabled Fh = ILLIMIT LOCK is disabled Eh = I					_
nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, flault is latched; Gate driver is in low-side brake mode (All-how side FETs are mode) (All-how side FETs are limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, flault is latched; Gate driver is in low-side brake mode (All-how side FETs) are limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, flault is latched; Gate driver is in low-side brake mode (All-how side FETs) are limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES. In high side is a feature automatically learner and the control of the part of the control of the control of the control of the cou					
5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; niFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); niFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); niFAULT active 8h = Illimit lock detection current limit is in report only but no action is taken; niFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled En = ILIMIT LOCK is disabled Fh					
retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latted foat driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit LOCK is disabled brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is dis					
AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; inFAULT active \$h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active \$h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active \$h = Ilimit look detection current limit is in report only but no action is taken; nFAULT active \$h = IliMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled En = ILIMIT LOCK is disabled En = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled The inimit limit deglitch time Oh = 0.05 ms Th = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms En = 500 ms					_
mode; nFAULT active 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries sexced AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit Lock is disabled brake mode (All-low side FETs are turned ON); nFAULT active 9h = ILIMIT LOCK is disabled An = ILIMIT LOCK is disabled Bh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled En = 0.1 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms En = 500 ms					
6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is dis					
LCK_RETRY time; Gate driver is in high-side brake mode (All-high side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = limit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled The ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled The ILIMIT LOCK is disabled In = 0.5 ms The 0.5 ms The 0.5 ms The 0.5 ms The 7.5 ms					,
side FETs are turned ON); nFAULT active 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled The ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled The ILIMIT LOCK is disabled All = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled The ILIMIT LOCK is disabled The ILIMIT LOCK is disabled All = ILIMIT LOCK is disabled The ILIMIT LOCK					
7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, full till slatched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled The I					
retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is d					
AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All-low side FETs are turned ON); nFAULT active 8h = Illimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disable					_
brake mode (All-low side FETs are turned ON): nFAULT active 8h = Illimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Eh					
8h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Bh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled 14-11 LOCK_ILIMIT_DEG R/W Oh Lock detection current limit deglitch time Oh = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					
taken; nFAULT active 9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Bh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled The ILIMIT LOCK					·
9h = ILIMIT LOCK is disabled Ah = ILIMIT LOCK is disabled Bh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled 14-11 LOCK_ILIMIT_DEG R/W Oh Lock detection current limit deglitch time Oh = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					
Bh = ILIMIT LOCK is disabled Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled 14-11 LOCK_ILIMIT_DEG R/W Oh Lock detection current limit deglitch time Oh = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					
Ch = ILIMIT LOCK is disabled Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled					Ah = ILIMIT LOCK is disabled
Dh = ILIMIT LOCK is disabled Eh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled Fh = ILIMIT LOCK is disabled					Bh = ILIMIT LOCK is disabled
Eh = ILIMIT LOCK is disabled The ILIMIT_DEG R/W Oh Lock detection current limit deglitch time Oh = 0.05 ms Th = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					Ch = ILIMIT LOCK is disabled
The standard color of the standard color o					Dh = ILIMIT LOCK is disabled
14-11 LOCK_ILIMIT_DEG R/W Oh Lock detection current limit deglitch time Oh = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					Eh = ILIMIT LOCK is disabled
0h = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					Fh = ILIMIT LOCK is disabled
0h = 0.05 ms 1h = 0.1 ms 2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms	14-11	LOCK ILIMIT DEG	R/W	Oh	Lock detection current limit dealitch time
2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					
2h = 0.2 ms 3h = 0.5 ms 4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					1h = 0.1 ms
4h = 1 ms 5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					
5h = 2.5 ms 6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					3h = 0.5 ms
6h = 5 ms 7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					4h = 1 ms
7h = 7.5 ms 8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					5h = 2.5 ms
8h = 10 ms 9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					6h = 5 ms
9h = 25 ms Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					7h = 7.5 ms
Ah = 50 ms Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					8h = 10 ms
Bh = 75 ms Ch = 100 ms Dh = 200 ms Eh = 500 ms					9h = 25 ms
Ch = 100 ms Dh = 200 ms Eh = 500 ms					Ah = 50 ms
Dh = 200 ms Eh = 500 ms					Bh = 75 ms
Eh = 500 ms					Ch = 100 ms
					Dh = 200 ms
Fh = 1000 ms					Eh = 500 ms
i i i i i i i i i i i i i i i i i i i					Fh = 1000 ms



Bit	Field	Type	Reset	Description (Continued)
10-7	LCK_RETRY	R/W	0h	Lock detection retry time
10-7	LOK_KETKT	IN/VV	011	Oh = 100 ms
				1h = 500 ms
				2h = 1 s
				3h = 2 s
				4h = 3 s
				5h = 4 s
				6h = 5 s
				7h = 6 s
				8h = 7 s
				9h = 8 s
				Ah = 9 s
				Bh = 10 s
				Ch = 11 s
				Dh = 12 s
				Eh = 13 s
				Fh = 14 s
6-3	MTR_LCK_MODE	R/W	0h	Motor Lock Mode
				0h = Motor lock detection causes latched fault; nFAULT active; Gate
				driver is tristated
				1h = Motor lock detection causes latched fault; nFAULT active; Gate
				driver is in recirculation mode
				2h = Motor lock detection causes latched fault; nFAULT active; Gate
				driver is in high-side brake mode (All high-side FETs are turned ON)
				3h = Motor lock detection causes latched fault; nFAULT active; Gate
				driver is in low-side brake mode (All low-side FETs are turned ON)
				4h = Fault automatically cleared after LCK_RETRY time. Number of
				retries limited to AUTO_RETRY_TIMES. If number of retries exceed
				AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated;
				nFAULT active
				5h = Fault automatically cleared after LCK_RETRY time. Number of
				retries limited to AUTO_RETRY_TIMES. If number of retries exceed
				AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation
				mode; nFAULT active
				6h = Fault automatically cleared for AUTO_RETRY_TIMES after
				LCK_RETRY time; Gate driver is in high-side brake mode (All high-
				side FETs are turned ON); nFAULT active
				7h = Fault automatically cleared after LCK_RETRY time. Number of
				retries limited to AUTO_RETRY_TIMES. If number of retries exceed
				AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side
				brake mode (All low-side FETs are turned ON); nFAULT active
				8h = Motor lock detection current limit is in report only but no action
				is taken; nFAULT active 9h = Motor lock detection is disabled
				Ah = Motor lock detection is disabled
				Bh = Motor lock detection is disabled
				Ch = Motor lock detection is disabled
				Dh = Motor lock detection is disabled
				Eh = Motor lock detection is disabled
				Fh = Motor lock detection is disabled

Submit Document Feedback

	Table 7 of TAGET_Gott for Register Field Descriptions (continued)							
Bit	Field	Туре	Reset	Description				
2	IPD_TIMEOUT_FAULT_E N	R/W	Oh	IPD timeout fault enable 0h = Disable 1h = Enable				
1	IPD_FREQ_FAULT_EN	R/W	0h	IPD frequency fault enable 0h = Disable 1h = Enable				
0	SATURATION_FLAGS_E N	R/W	0h	Enables indication of current loop and speed loop saturation 0h = Disable 1h = Enable				

7.7.2.2 FAULT_CONFIG2 Register (Address = 92h) [Reset = 00000000h]

FAULT_CONFIG2 is shown in FAULT_CONFIG2 Register and described in FAULT_CONFIG2 Register Field Descriptions.

Return to the Summary Table.

Register to configure fault settings2

Figure 7-70. FAULT CONFIG2 Register

Figure 7-70. FAULT_CONFIG2 Register							
31	30	29	28	27	26	25	24
PARITY	LOCK1_EN	LOCK2_EN	LOCK3_EN	L	OCK_ABN_SPEE)	ABNORMAL_B EMF_THR
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h
23	22	21	20	19	18	17	16
ABNORMAL	_BEMF_THR	NO_MTR_THR			HW_LOCK_ILIMIT_MODE		
R/M	R/W-0h		R/W-0h		R/W-0h		
15	14	13	12	11	10	9	8
HW_LOCK_ILI MIT_MODE	HW_LOCK_ILIMIT_DEG				MIN_VM_MOTOR		
R/W-0h	R/W-0h		V-0h		R/W-0h		
7	6	5	4	3	2	1	0
MIN_VM_MOD E		MAX_VM_MOTOR			AUTO_RETRY_TIMES		
R/W-0h	R/W-0h			R/W-0h		R/W-0h	

Table 7-32. FAULT_CONFIG2 Register Field Descriptions

	· · · · · · · · · · · · · · · · · · ·						
Bit	Field	Туре	Reset	Description			
31	PARITY	R/W	0h	Parity bit			
30	LOCK1_EN	R/W	Oh	Lock 1 : Abnormal speed enable 0h = Disable 1h = Enable			
29	LOCK2_EN	R/W	Oh	Lock 2 : Abnormal BEMF enable 0h = Disable 1h = Enable			
28	LOCK3_EN	R/W	0h	Lock 3 : No motor enable 0h = Disable 1h = Enable			



Table 7-32. FAULT_CONFIG2 Register Field Descriptions (continued)						
Bit	Field	Туре	Reset	Description		
27-25	LOCK_ABN_SPEED	R/W	0h	Abnormal speed lock threshold (% of MAX_SPEED) 0h = 130% 1h = 140% 2h = 150% 3h = 160% 4h = 170% 5h = 180% 6h = 190% 7h = 200%		
24-22	ABNORMAL_BEMF_THR	R/W	Oh	Abnormal BEMF lock threshold (% of expected BEMF) 0h = 10% 1h = 20% 2h = 30% 3h = 40% 4h = 50% 5h = 60% 6h = 70% 7h = 80%		
21-19	NO_MTR_THR	R/W	Oh	No motor lock threshold 0h = 0.05 A 1h = 0.075 A 2h = 0.1A 3h = 0.125 A 4h = 0.25 A 5h = 0.5 A 6h = 0.75 A 7h = 1.0 A		



Table 7-32. FAULT_CONFIG2 Register Field Descriptions (continued)						
Bit	Field	Туре	Reset	Description		
18-15	Field HW_LOCK_ILIMIT_MODE		Reset Oh	Description Hardware lock detection current mode 0h = Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is tristated 1h = Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode 2h = Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 3h = Hardware llimit lock detection causes latched fault; nFAULT		
				active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode 6h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 8h = Hardware llimit lock detection is in report only but no action is taken 9h = Hardware llimit lock detection is disabled Ah = Hardware llimit lock detection is disabled Ch = Hardware llimit lock detection is disabled Ch = Hardware llimit lock detection is disabled Eh = Hardware llimit lock detection is disabled Fh = Hardware llimit lock detection is disabled Fh = Hardware llimit lock detection is disabled Fh = Hardware llimit lock detection is disabled		
14-11	HW_LOCK_ILIMIT_DEG	R/W	Oh	Hardware lock detection current limit deglitch time 0h = No Deglitch 1h = 1		



Bit	Field	Type	Reset	Description Description
10-8	MIN_VM_MOTOR	R/W	Oh	Minimum voltage for running motor 0h = No Limit 1h = 4.5 V 2h = 5 V 3h = 5.5 V 4h = 6 V 5h = 7.5 V 6h = 10 V 7h = 12.5 V
7	MIN_VM_MODE	R/W	Oh	Undervoltage fault mode 0h = Latch on Undervoltage 1h = Automatic clear if voltage in bounds
6-4	MAX_VM_MOTOR	R/W	Oh	Maximum voltage for running motor 0h = No Limit 1h = 20 V 2h = 22.5 V 3h = 25 V 4h = 27.5 V 5h = 30 V 6h = 32.5 V 7h = 35 V
3	MAX_VM_MODE	R/W	Oh	Overvoltage fault mode 0h = Latch on Overvoltage 1h = Automatic clear if voltage in bounds
2-0	AUTO_RETRY_TIMES	R/W	Oh	Automatic retry attempts 0h = No Limit 1h = 2 2h = 3 3h = 5 4h = 7 5h = 10 6h = 15 7h = 20

7.7.3 Hardware_Configuration Registers

HARDWARE_CONFIGURATION Registers lists the memory-mapped registers for the Hardware_Configuration registers. All register offset addresses not listed in HARDWARE_CONFIGURATION Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-33. HARDWARE_CONFIGURATION Registers

		<u> </u>	
Address	Acronym	Register Name	Section
A4h	PIN_CONFIG	Hardware Pin Configuration	PIN_CONFIG Register (Address = A4h) [Reset = 00000000h]
A6h	DEVICE_CONFIG1	Device Configuration 1	DEVICE_CONFIG1 Register (Address = A6h) [Reset = X]
A8h	DEVICE_CONFIG2	Device Configuration 2	DEVICE_CONFIG2 Register (Address = A8h) [Reset = 00000000h]
AAh	PERI_CONFIG1	Peripheral Configuration 1	PERI_CONFIG1 Register (Address = AAh) [Reset = 40000000h]
ACh	GD_CONFIG1	Gate Driver Configuration 1	GD_CONFIG1 Register (Address = ACh) [Reset = 10228100h]

Table 7-33. HARDWARE_CONFIGURATION Registers (continued)

Address Acronym		Register Name	Section
AEh	GD_CONFIG2	Gate Driver Configuration 2	GD_CONFIG2 Register (Address = AEh) [Reset = 01200000h]

Complex bit access types are encoded to fit into small table cells. Hardware_Configuration Access Type Codes shows the codes that are used for access types in this section.

Table 7-34. Hardware_Configuration Access Type Codes

Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type							
W	W	Write					
W1C	W 1C	Write 1 to clear					
Reset or Defaul	t Value						
-n		Value after reset or the default value					

7.7.3.1 PIN_CONFIG Register (Address = A4h) [Reset = 00000000h]

PIN_CONFIG is shown in PIN_CONFIG Register and described in PIN_CONFIG Register Field Descriptions.

Return to the Summary Table.

Register to configure hardware pins

Figure 7-71. PIN_CONFIG Register

		9								
31	30	29	28	27	26	25	24			
PARITY		RESERVED								
R/W-0h		R/W-0h								
23	22	22 21 20 19 18 17 16								
	RESERVED									
	R/W-0h									
15	14	13	12	11	10	9	8			
			RESE	RVED						
			R/W	'-0h						
7	6	5	4	3	2	1	0			
RESERVED		BRAKE_PIN_M ODE	ALIGN_BRAKE _ANGLE_SEL	BRAKE _.	_INPUT	SPEED	_MODE			
R/W-0h		R/W-0h	R/W-0h	R/W	/-0h	R/W	/-0h			

Table 7-35. PIN_CONFIG Register Field Descriptions

Bit	Field	Type Reset Des		Description		
31	PARITY	R/W 0h		Parity bit		
30-6	RESERVED	R/W	0h	Reserved		
5	BRAKE_PIN_MODE	R/W		Brake pin mode 0h = Low side Brake 1h = Align Brake		



Table 7-35. PIN_CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	ALIGN_BRAKE_ANGLE_ SEL	Oh = Use last commutation angle before er		Align brake angle select 0h = Use last commutation angle before entering align braking 1h = Use ALIGN_ANGLE configuration for align braking
3-2	BRAKE_INPUT	R/W	0h	Brake pin override 0h = Hardware Pin BRAKE 1h = Override pin and brake / align according to BRAKE_PIN_MODE 2h = Override pin and do not brake / align 3h = Hardware Pin BRAKE
1-0	SPEED_MODE	R/W	0h	Configure speed control mode from speed pin 0h = Analog Mode 1h = Controlled by Duty Cycle of SPEED Input Pin 2h = Register Override mode 3h = Controlled by Frequency of SPEED Input Pin

7.7.3.2 DEVICE_CONFIG1 Register (Address = A6h) [Reset = X]

DEVICE_CONFIG1 is shown in DEVICE_CONFIG1 Register and described in DEVICE_CONFIG1 Register Field Descriptions.

Return to the Summary Table.

Register to configure device

Figure 7-72. DEVICE CONFIG1 Register

rigule 7-72. DEVICE_CONFIGT Register									
31	30	29	28	27	26	25	24		
PARITY	RESERVED	PIN_38_	CONFIG	RESERVED	12	C_TARGET_ADD)R		
R/W-0h	R/W-0h	R/V	V-0h	R/W-0h	R/W-X				
23	22	21	20	19	18	17	16		
	I2C_TARG	ET_ADDR			RESE	RVED			
	R/V	V-X		R/W-X					
15	14	13	12	11	10	9	8		
			RESI	ERVED					
			R/	W-X					
7	6	5	4	3	2	1	0		
	RESERVED		RESERVED BUS_V			VOLT			
	R/W-X			R/W-0h R/W-0h			V-0h		

Table 7-36. DEVICE_CONFIG1 Register Field Descriptions

Bit	Bit Field Type I		Reset	Description
31	PARITY	R/W 0h		Parity bit
30	RESERVED	R/W	0h	Reserved
29-28	PIN_38_CONFIG	R/W	Oh	Pin 38 configuration 0h = N/A 1h = SOA 2h = SOB 3h = SOC
27	RESERVED	R/W	0h	Reserved
26-20	I2C_TARGET_ADDR	R/W	Х	I2C target address
19-5	RESERVED	R/W	X	Reserved

Submit Document Feedback

Table 7-36. DEVICE_CONFIG1 Register Field Descriptions (continued)

	rabio / doi betribe_doiti 101 Regioter Flora Becompaigne (contanada)									
Bit	Field	Туре	Reset	Description						
4-2	RESERVED	R/W	0h Reserved							
1-0	BUS_VOLT	R/W	0h	Maximum bus voltage configuration 0h = 15 V 1h = 30 V 2h = 60 V 3h = Not defined						

7.7.3.3 DEVICE_CONFIG2 Register (Address = A8h) [Reset = 00000000h]

DEVICE_CONFIG2 is shown in DEVICE_CONFIG2 Register and described in DEVICE_CONFIG2 Register Field Descriptions.

Return to the Summary Table.

Register to configure device

Figure 7-73. DEVICE_CONFIG2 Register

	Figure 7-73. DEVICE_CONFIG2 Register								
31	30	29	28	27	26	25	24		
PARITY			INPL	JT_MAXIMUM_FI	REQ				
R/W-0h		R/W-0h							
23	22	21	20	19	18	17	16		
	INPUT_MAXIMUM_FREQ								
	R/W-0h								
15	14	13	12	11	10	9	8		
SLEEP_EN	SLEEP_ENTRY_TIME DYNAMIC_CSA _GAIN_EN		DYNAMIC_VOL TAGE_GAIN_E N	DEV_MODE	CLI	K_SEL	EXT_CLK_EN		
R/V	V-0h	R/W-0h	R/W-0h	R/W-0h	R/	/W-0h	R/W-0h		
7	6	5	4	3	2	1	0		
EXT_CLK_CONFIG		EXT_WD_EN	EXT_WD	_CONFIG	EXT_WD_INPU T	EXT_WD_FAUL T			
	R/W-0h		R/W-0h	R/W	V-0h	R/W-0h	R/W-0h		

Table 7-37. DEVICE_CONFIG2 Register Field Descriptions

143.6 · 0.1 2 2 1.0 2 1.0 3.0 (0.1 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0									
Bit	Field	Туре	Reset	Description					
31	PARITY	R/W	R/W 0h Parity bit						
30-16	INPUT_MAXIMUM_FREQ	R/W 0h	Oh	Input frequency on speed pin for speed control mode as "controlled by frequency speed pin input" that corresponds to 100% duty cycle. Input duty cycle = Input frequency / INPUT_MAXIMUM_FREQ					
15-14	SLEEP_ENTRY_TIME	R/W	Oh	Device enters sleep mode when speed input is held continuously below the speed threshold for SLEEP_ENTRY_TIME $0h = 50~\mu s$ $1h = 200~\mu s$ $2h = 20~ms$ $3h = 200~ms$					
13	DYNAMIC_CSA_GAIN_E N	R/W	0h	Adjust CSA gain at 1ms rate for optimal current resolution at all current levels 0h = Disable 1h = Enable					



Table 7-37. DEVICE_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description (continued)
				•
12	DYNAMIC_VOLTAGE_GA IN_EN	R/W	0h	Adjust voltage gain at 1ms rate for optimal voltage resolution at all voltage levels
				0h = Dynamic Voltage Gain is Disabled
				1h = Dynamic Voltage Gain is Enabled
11	DEV_MODE	R/W	0h	Device mode select
	_			0h = Standby Mode
				1h = Sleep Mode
10-9	CLK_SEL	R/W	0h	Clock source
				0h = Internal Oscillator
				1h = N/A
				2h = N/A
				3h = External Clock input
8	EXT_CLK_EN	R/W	0h	External clock mode enable
				0h = Disable
				1h = Enable
7-5	EXT_CLK_CONFIG	R/W	0h	External clock configuration
				0h = 8 kHz
				1h = 16 kHz
				2h = 32 kHz
				3h = 64 kHz 4h = 128 kHz
				5h = 256 kHz
				6h = 512 kHz
				7h = 1024 kHz
4	EXT_WD_EN	R/W	0h	External watchdog enable
7	EXI_VVD_LIV	10,00		0h = Disable
				1h = Enable
3-2	EXT_WD_CONFIG	R/W	0h	Time between watchdog tickles
	2/11_115_0011110			0h = 100ms if GPIO mode; 1s if I2C mode
				1h = 200ms if GPIO mode; 2s if I2C mode
				2h = 500ms if GPIO mode; 5s if I2C mode
				3h = 1000ms if GPIO mode; 10s if I2C mode
1	EXT_WD_INPUT	R/W	0h	External watchdog input mode
				0h = Watchdog tickle over I2C
				1h = Watchdog tickle over GPIO
0	EXT_WD_FAULT	R/W	0h	External watchdog fault mode
				0h = Report Only
				1h = Latch with Hi-Z outputs

7.7.3.4 PERI_CONFIG1 Register (Address = AAh) [Reset = 40000000h]

PERI_CONFIG1 is shown in PERI_CONFIG1 Register and described in PERI_CONFIG1 Register Field Descriptions.

Return to the Summary Table.

Register to peripheral1

Figure 7-74. PERI_CONFIG1 Register

		•	_	•	•		
31	30	29	28	27	26	25	24
PARITY	SPREAD_SPE CTRUM_MODU LATION_DIS		RESE	RVED		BUS_CURF	RENT_LIMIT

Figure 7-74. PERI_CONFIG1 Register (continued)

		1 igule /-/4.	PEKI_CONFI	G i Kegistei	(Continueu)			
R/W-0h	R/W-1h	R/W-0h				R/W-0h		
23	22	21	20	19	18	17	16	
BUS_CURR	ENT_LIMIT	BUS_CURREN T_LIMIT_ENAB LE	DIR_IN	IPUT	DIR_CHANGE_ MODE	SELF_TEST_E NABLE	ACTIVE_BRAK E_SPEED_DEL TA_LIMIT	
R/W	-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
15	14	13	12	11	10	9	8	
ACTIVE_BR	ACTIVE_BRAKE_SPEED_DELTA_LIMIT			ACTIVE_BRAKE_MOD_INDEX_LIMIT			ALARM_PIN_DI S	
	R/W-0h		R/W-0h			R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
	RESERVED							
	R/W-0h							

Table 7-38. PERI_CONFIG1 Register Field Descriptions

Table 7-38. PERI_CONFIG1			_CONFIG1	Register Field Descriptions		
Bit	Field	Туре	Reset	Description		
31	PARITY	R/W	0h	Parity bit		
30	SPREAD_SPECTRUM_M ODULATION_DIS	R/W	1h	Spread spectrum modulation disable 0h = SSM is Enabled 1h = SSM is Disabled		
29-26	RESERVED	R/W	0h	Reserved		
25-22	BUS_CURRENT_LIMIT	R/W	Oh	Bus current limit 0h = 0.125 A 1h = 0.25 A 2h = 0.5 A 3h = 1.0 A 4h = 1.5 A 5h = 2.0 A 6h = 2.5 A 7h = 3.0 A 8h = 3.5 A 9h = 4.0 A Ah = 4.5 A Bh = 5.0 A Ch = 5.5 A Dh = 6.0 A Eh = 7.0 A Fh = 8.0 A		
21	BUS_CURRENT_LIMIT_E NABLE	R/W	0h	Bus current limit enable 0h = Disable 1h = Enable		
20-19	DIR_INPUT	R/W	0h	DIR pin override 0h = Hardware Pin DIR 1h = Override DIR pin with clockwise rotation OUTA-OUTB-OUTC 2h = Override DIR pin with counter clockwise rotation OUTA-OUTC-OUTB 3h = Hardware Pin DIR		



Table 7-38. PERI_CONFIG1 Register Field Descriptions (continued)

DIR_CHANGE_MODE R/W Oh Response to change of DIR pin status Oh = Follow motor stop options and ISD routine on detecting DIR change The Change the direction through Reverse Drive while continuous driving the motor		Bit
0h = Follow motor stop options and ISD routine on detecting DIR change 1h = Change the direction through Reverse Drive while continuou driving the motor	DIR_CHANGE_MODI	
17 SELF TEST ENABLE R/W 0h Self-test on power up enable		18
0h = STL is disabled 1h = STL is enabled	SELF_TEST_ENABLI	17
ACTIVE_BRAKE_SPEED DELTA_LIMIT Oh Difference between final speed and present speed beyond which active braking will be applied Oh = 2.5% 1h = 5% 2h = 10% 3h = 15% 4h = 20% 5h = 25% 6h = 30% 7h = 35% 8h = 40% 9h = 45% Ah = 50% Bh = 60% Ch = 70% Dh = 80% Eh = 90% Fh = 100%		16-13
ACTIVE_BRAKE_MOD_I NDEX_LIMIT Oh Modulation index limit beyond which active braking will be applied to the second secon		12-10
9 SPEED_RANGE_SEL R/W 0h Speed range selection for digital speed (PWM duty or frequency to speed mode) 0h = 325 Hz to 95 kHz 1h = 10 Hz to 325 Hz	SPEED_RANGE_SEI	9
8 ALARM_PIN_DIS R/W 0h Alarm pin disable 0h = Alarm pin is enabled 1h = Alarm pin is disabled	ALARM_PIN_DIS	8
7-0 RESERVED R/W 0h Reserved	RESERVED	7-0

7.7.3.5 GD_CONFIG1 Register (Address = ACh) [Reset = 10228100h]

GD_CONFIG1 is shown in GD_CONFIG1 Register and described in GD_CONFIG1 Register Field Descriptions. Return to the Summary Table.

Register to configure gated driver settings1



Figure 7-75. GD_CONFIG1 Register

rigator rol ob_oom to ricoglotor								
31	30	29	28	27	26	25	24	
PARITY	RESE	RVED	RESERVED	SLEW	_RATE	RESERVED		
R/W-0h	R/W	/-0h	R/W-1h	R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16	
RESERVED	RESERVED	RESERVED	RESERVED	OVP_SEL	OVP_EN	RESERVED	OTW_REP	
R/W-0h	R/W-0h	R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-0h	
15	14	13	12	11	10	9	8	
RESERVED	RESERVED	OCP_	_DEG	TRETRY	OCP_LVL	OCP_MODE		
R/W-1h	R/W-0h	R/W	/-0h	R/W-0h	R/W-0h	R/W	/-1h	
7	6	5	4	3	2	1	0	
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	CSA_GAIN		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

Table 7-39. GD_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	1h	Reserved
27-26	SLEW_RATE	R/W	0h	Slew rate 0h = Slew rate is 25 V/µs 1h = Slew rate is 50 V/µs 2h = Slew rate is 150 V/µs 3h = Slew rate is 200 V/µs
25-24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	0h	Reserved
19	OVP_SEL	R/W	Oh	Overvoltage protection level 0h = VM overvoltage level is 32-V 1h = VM overvoltage level is 20-V
18	OVP_EN	R/W	Oh	Overvoltage protection enable 0h = Overvoltage protection is disabled 1h = Overvoltage protection is enabled
17	RESERVED	R/W	1h	Reserved
16	OTW_REP	R/W	0h	Overtemperature warning reporting on nFAULT 0h = Over temperature reporting on nFAULT is disabled 1h = Over temperature reporting on nFAULT is enabled
15	RESERVED	R/W	1h	Reserved
14	RESERVED	R/W	0h	Reserved
13-12	OCP_DEG	R/W	0h	OCP deglitch time 0h = OCP deglitch time is 0.2 µs 1h = OCP deglitch time is 0.6 µs 2h = OCP deglitch time is 1.1 µs 3h = OCP deglitch time is 1.6 µs
11	TRETRY	R/W	0h	OCP retry time 0h = OCP retry time is 5 ms 1h = OCP retry time is 500 ms



Table 7-39. GD_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
10	OCP_LVL	R/W	Oh	OCP level 0h = OCP level is 16 A (Typical) 1h = OCP level is 24 A (Typical)
9-8	OCP_MODE	R/W	1h	OCP fault mode 0h = Overcurrent causes a latched fault 1h = Overcurrent causes an automatic retrying fault 2h = Overcurrent is report only but no action is taken 3h = Overcurrent is not reported and no action is taken
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1-0	CSA_GAIN	R/W	0h	Current Sense Amplifier (CSA) gain (used only if DYNAMIC_CSA_GAIN_EN = 0) 0h = CSA gain is 0.15 V/A 1h = CSA gain is 0.3 V/A 2h = CSA gain is 0.6 V/A 3h = CSA gain is 1.2 V/A

7.7.3.6 GD_CONFIG2 Register (Address = AEh) [Reset = 01200000h]

GD_CONFIG2 is shown in GD_CONFIG2 Register and described in GD_CONFIG2 Register Field Descriptions. Return to the Summary Table.

Register to configure gated driver settings2

Figure 7-76. GD CONFIG2 Register

		9	a.o., .o. ob_\				
31	30	29	28	27	26	25	24
PARITY	DELAY_COMP _EN	TARGET_DELAY				BUCK_SR	BUCK_PS_DIS
R/W-0h	R/W-0h		R/V	V-0h		R/W-0h	R/W1C-1h
23	22	21	20	19	18	17	16
BUCK_CL	BUCK	_SEL	BUCK_DIS		RESE	RVED	
R/W-0h	R/W-1h		R/W-0h	R		W-0h	
15	14	13	12	11	10	9	8
			RESE	RVED			
			R/V	V-0h			
7	6	5	4	3	2	1	0
			RESE	RVED			
	<u> </u>	·	R/V	V-0h		·	<u> </u>

Table 7-40. GD_CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit

Table 7-40. GD_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (Continued)	
30	DELAY_COMP_EN	R/W	0h	Driver delay compensation enable 0h = Disable 1h = Enable	
29-26	TARGET_DELAY	R/W	Oh	Target delay 0h = Automatic based on slew rate 1h = 0.4 μs 2h = 0.6 μs 3h = 0.8 μs 4h = 1 μs 5h = 1.2 μs 6h = 1.4 μs 7h = 1.6 μs 8h = 1.8 μs 9h = 2 μs Ah = 2.2 μs Bh = 2.4 μs Ch = 2.6 μs Dh = 2.8 μs Eh = 3 μs Fh = 3.2 μs	
25	BUCK_SR	R/W	0h	Buck slew rate 0h = Buck's FET slew rate is 1000V/µs 1h = Buck's FET slew rate is 200V/µs	
24	BUCK_PS_DIS	R/W1C	1h	Buck power sequencing disable 0h = Buck power sequencing is enabled 1h = Buck power sequencing is disabled	
23	BUCK_CL	R/W	0h	Buck current limit 0h = Buck regulator current limit is set to 600 mA 1h = Buck regulator current limit is set to 150 mA	
22-21	BUCK_SEL	R/W	1h	Buck voltage selection 0h = Buck voltage is 3.3 V 1h = Buck voltage is 5.0 V 2h = Buck voltage is 4.0 V 3h = Buck voltage is 5.7 V	
20	BUCK_DIS	R/W	0h	Buck disable 0h = Buck regulator is enabled 1h = Buck regulator is disabled	
19-0	RESERVED	R/W	0h	Reserved	

7.7.4 Internal_Algorithm_Configuration Registers

INTERNAL_ALGORITHM_CONFIGURATION Registers lists registers for the memory-mapped Internal Algorithm Configuration registers. ΑII register offset addresses listed not in INTERNAL_ALGORITHM_CONFIGURATION Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-41. INTERNAL ALGORITHM CONFIGURATION Registers

	idbio / + i interio (E_/(E-G-Ki i i iii)_G-Ki i i-G-Ki i								
Address	Acronym	Register Name	Section						
A0h	INT_ALGO_1	Internal Algorithm Configuration 1	INT_ALGO_1 Register (Address = A0h) [Reset = X]						
A2h	INT_ALGO_2	Internal Algorithm Configuration 2	INT_ALGO_2 Register (Address = A2h) [Reset = 00000000h]						



Complex bit access types are encoded to fit into small table cells. Internal_Algorithm_Configuration Access Type Codes shows the codes that are used for access types in this section.

Table 7-42. Internal_Algorithm_Configuration
Access Type Codes

Access Type	Code	Description					
Read Type							
R	R Read						
Write Type							
W	W	Write					
Reset or Default	t Value						
-n		Value after reset or the default value					

7.7.4.1 INT_ALGO_1 Register (Address = A0h) [Reset = X]

INT_ALGO_1 is shown in INT_ALGO_1 Register and described in INT_ALGO_1 Register Field Descriptions. Return to the Summary Table.

Register to configure internal algorithm parameters1

Figure 7-77. INT ALGO 1 Register

	rigule 1-11: IIII_AEGO_1 Register							
31	30	29	28	27	26	25	24	
PARITY	RESERVED	FG_ANGLE_IN TERPOLATE_E N			FAST_ISD_EN	ISD_STOP_TIME		
R/W-0h	R/W-X	R/W-0h	R/W	V-0h	R/W-0h	R/W	V-0h	
23	22	21	20	19	18	17	16	
ISD_RU	N_TIME	ISD_TIM	MEOUT AUTO		_HANDOFF_MIN_BEMF		RESERVED	
R/M	/-0h	R/W-0h		R/W-0h		R/W-0h		
15	14	13	12	11	10	9	8	
RESERVED	MPET_IPD_CL	JRRENT_LIMIT	MPET_IPD_FREQ		MPET_OPEN_LOOP_CURRENT_REF			
R/W-0h	R/V	V-0h	R/W-0h		R/W-0h			
7	6	5	4	3	2	1	0	
MPET_OPEN_LOOP_SPEED_R MPET_0		MPET_O	PEN_LOOP_SLEW_RATE		REV_DRV_OPEN_LOOP_DEC			
R/W-0h			R/W-0h		R/W-0h			

Table 7-43. INT_ALGO_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	RESERVED	R/W	Х	Reserved
29	FG_ANGLE_INTERPOLA TE_EN	R/W	Oh	Angle interpolation for FG enable 0h = Disable 1h = Enable
28-27	SPEED_PIN_GLITCH_FIL TER	R/W	0h	Glitch filter applied on speed pin input 0h = No Glitch Filter 1h = 0.2 μs 2h = 0.5 μs 3h = 1.0 μs

Submit Document Feedback



Table 7-43, INT ALGO 1 Register Field Descriptions (continued)

Table 7-43. INT_ALGO_1 Register Field Descriptions (continued)									
Bit	Field	Туре	Reset	Description					
26	FAST_ISD_EN	R/W	0h	Fast initial speed detection enable 0h = Disable Fast ISD 1h = Enable Fast ISD					
25-24	ISD_STOP_TIME	R/W	Oh	Persistence time for declaring motor has stopped 0h = 1 ms 1h = 5 ms 2h = 50 ms 3h = 100 ms					
23-22	ISD_RUN_TIME	R/W	Oh	Persistence time for declaring motor is running 0h = 1 ms 1h = 5 ms 2h = 50 ms 3h = 100 ms					
21-20	ISD_TIMEOUT	R/W	0h	Timeout in case ISD is unable to reliably detect speed or direction 0h = 500ms 1h = 750 ms 2h = 1000 ms 3h = 2000 ms					
19-17	AUTO_HANDOFF_MIN_B EMF	R/W	Oh	Minimum BEMF for handoff 0h = 0 mV 1h = 50 mV 2h = 100 mV 3h = 250 mV 4h = 500 mV 5h = 1000 mV 6h = 1250 mV 7h = 1500 mV					
16-15	RESERVED	R/W	0h	Reserved					
14-13	MPET_IPD_CURRENT_LI MIT		Oh	IPD current limit for MPET 0h = 0.1 A 1h = 0.5 A 2h = 1.0 A 3h = 2.0 A					
12-11	MPET_IPD_FREQ	R/W	0h	Number of times IPD is executed for MPET 0h = 1 1h = 2 2h = 4 3h = 8					
10-8	MPET_OPEN_LOOP_CU RRENT_REF	R/W	Oh	Open loop current reference 0h = 1 A 1h = 2 A 2h = 3 A 3h = 4 A 4h = 5 A 5h = 6 A 6h = 7 A 7h = 8 A					



Table 7-43. INT_ALGO_1 Register Field Descriptions (continued)

Table 7-43. INT_ALGO_1 Register Field Descriptions (continued)								
Bit	Field	Туре	Reset	Description				
7-6	MPET_OPEN_LOOP_SP EED_REF	R/W	Oh	Open loop speed reference for MPET (% of MAXIMUM_SPEED) 0h = 15% 1h = 25% 2h = 35% 3h = 50%				
5-3	MPET_OPEN_LOOP_SL EW_RATE	R/W	Oh	Open loop slew rate for MPET (Hz/s) 0h = 0.1 Hz/s 1h = 0.5 Hz/s 2h = 1 Hz/s 3h = 2 Hz/s 4h = 3 Hz/s 5h = 5 Hz/s 6h = 10 Hz/s 7h = 20 Hz/s				
2-0	REV_DRV_OPEN_LOOP _DEC	R/W	Oh	% of open loop acceleration to be applied during open loop deceleration in reverse drive 0h = 50% 1h = 60% 2h = 70% 3h = 80% 4h = 90% 5h = 100% 6h = 125% 7h = 150%				

7.7.4.2 INT_ALGO_2 Register (Address = A2h) [Reset = 00000000h]

INT_ALGO_2 is shown in INT_ALGO_2 Register and described in INT_ALGO_2 Register Field Descriptions. Return to the Summary Table.

Register to configure internal algorithm parameters2

Figure 7-78. INT_ALGO_2 Register

		1 19	ure <i>1-1</i> 0. INT_	ALGO_Z Neg	13161			
31	30	29	28	27	26	25	24	
PARITY				RESERVED				
R/W-0h				R/W-0h				
23	22	21	20	19	18	17	16	
			RESE	RVED				
	R/W-0h							
15	14	13	12	11	10	9	8	
		RESE	ERVED			CL_SLC	W_ACC	
		R/\	N-0h			R/V	/-0h	
7	6	5	4	3	2	1	0	
CL_SLOW_ACC ACTIVE_BRAKE_BUS_CURRENT_SLEW_RATE				T_SLEW_RATE	MPET_IPD_SE LECT	MPET_KE_ME AS_PARAMET ER_SELECT	IPD_HIGH_RE SOLUTION_EN	
R/W	/-0h	•	R/W-0h		R/W-0h	R/W-0h	R/W-0h	



Table 7-44 INT. ALGO 2 Projetor Field Descriptions

Table 7-44. INT_ALGO_2 Register Field Descriptions									
Bit	Field	Туре	Reset	Description					
31	PARITY	R/W	0h	Parity bit					
30-10	RESERVED	R/W	0h	Reserved					
9-6	CL_SLOW_ACC	R/W	Oh	Close loop acceleration when estimator is not yet fully aligned 0h = 0.1 Hz/s 1h = 1 Hz/s 2h = 2 Hz/s 3h = 3 Hz/s 4h = 5 Hz/s 5h = 10 Hz/s 6h = 20 Hz/s 7h = 30 Hz/s 8h = 40 Hz/s 9h = 50 Hz/s Ah = 100 Hz/s Bh = 200 Hz/s Ch = 500 Hz/s Dh = 750 Hz/s Eh = 1000 Hz/s					
5-3	ACTIVE_BRAKE_BUS_C URRENT_SLEW_RATE	R/W	Oh	Fh = 2000 Hz/s Bus current slew rate during active braking 0h = 10 A/s 1h = 50 A/s 2h = 100 A/s 3h = 250 A/s 4h = 500 A/s 5h = 1000 A/s 6h = 5000 A/s 7h = No Limit					
2	MPET_IPD_SELECT	R/W	0h	Selection between MPET_IPD_CURRENT_LIMIT for IPD current limit, MPET_IPD_FREQ for IPD Repeat OR IPD_CURR_THR for IPD current limit, IPD_REPEAT for IPD Repeat Oh = Configured parameters for normal motor operation 1h = MPET specific parameters					
1	MPET_KE_MEAS_PARA METER_SELECT	R/W	Oh	Selection between MPET_OPEN_LOOP_SLEW_RATE for slew rate, MPET_OPEN_LOOP_CURR_REF for current reference, MPET_OPEN_LOOP_SPEED_REF for speed reference OR OL_ACC_A1, OL_ACC_A2 for slew rate, 80% of ILIMIT for current reference and 50% of MAX_SPEED for speed reference Oh = Configured parameters for normal motor operation 1h = MPET specific parameters					
0	IPD_HIGH_RESOLUTION _EN	R/W	0h	IPD high resolution enable 0h = Disable 1h = Enable					



7.8 RAM (Volatile) Register Map

7.8.1 Fault_Status Registers

FAULT STATUS Registers lists the memory-mapped registers for the Fault Status registers. All register offset addresses not listed in FAULT_STATUS Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-45. FAULT_STATUS Registers

Address	Acronym	Register Name	Section
E0h	GATE_DRIVER_FAULT_STATUS	Fault Status Register	GATE_DRIVER_FAULT_STATUS Register (Address = E0h) [Reset = 00000000h]
E2h	CONTROLLER_FAULT_STATUS	Fault Status Register	CONTROLLER_FAULT_STATUS Register (Address = E2h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. Fault Status Access Type Codes shows the codes that are used for access types in this section.

Table 7-46. Fault_Status Access Type Codes

Access Type	Code	Description					
Read Type							
R	R	Read					
Reset or Default	Reset or Default Value						
-n		Value after reset or the default value					

7.8.1.1 GATE_DRIVER_FAULT_STATUS Register (Address = E0h) [Reset = 00000000h]

GATE_DRIVER_FAULT_STATUS is shown in GATE_DRIVER_FAULT_STATUS Register and described in GATE_DRIVER_FAULT_STATUS Register Field Descriptions.

Return to the Summary Table.

Status of various gate driver faults

Figure 7-79 GATE DDIVED FAILE STATUS Projector

	Figure 7-79. GATE_DRIVER_FAULT_STATUS Register									
31	30	29	28	27	26	25	24			
DRIVER_FAUL T	BK_FLT	RESERVED	OCP	NPOR	OVP	ОТ	RESERVED			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			
23	22	21	20	19	18	17	16			
OTW	TSD	OCP_HC	OCP_LC	OCP_HB	OCP_LB	OCP_HA	OCP_LA			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			
15	14	13	12	11	10	9	8			
RESERVED	OTP_ERR	BUCK_OCP	BUCK_UV	VCP_UV		RESERVED				
R-0h	R-0h	R-0h	R-0h	R-0h		R-0h				
7	6	5	4	3	2	1	0			
	RESERVED									
	R-0h									

Table 7-47. GATE_DRIVER_FAULT_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	DRIVER_FAULT	R	0h	Logic OR of driver fault registers



Table 7-47. GATE_DRIVER_FAULT_STATUS Register Field Descriptions (continued)

	_		_	JS Register Field Descriptions (continued)
Bit	Field	Туре	Reset	Description
30	BK_FLT	R	Oh	Buck fault 0h = No buck regulator fault condition is detected 1h = Buck regulator fault condition is detected
29	RESERVED	R	0h	Reserved
28	ОСР	R	0h	Overcurrent protection status 0h = No overcurrent condition is detected 1h = Overcurrent condition is detected
27	NPOR	R	Oh	Supply power on reset 0h = Power on reset condition is detected on VM 1h = No power-on-reset condition is detected on VM
26	OVP	R	0h	Supply overvoltage protection status 0h = No overvoltage condition is detected on VM 1h = Overvoltage condition is detected on VM
25	ОТ	R	0h	Overtemperature fault status 0h = No overtemperature warning / shutdown is detected 1h = Overtemperature warning / shutdown is detected
24	RESERVED	R	0h	Reserved
23	OTW	R	0h	Overtemperature warning status 0h = No overtemperature warning is detected 1h = Overtemperature warning is detected
22	TSD	R	0h	Overtemperature shutdown status 0h = No overtemperature shutdown is detected 1h = Overtemperature shutdown is detected
21	OCP_HC	R	0h	Overcurrent status on high-side switch of OUTC 0h = No overcurrent detected on high-side switch of OUTC 1h = Overcurrent detected on high-side switch of OUTC
20	OCP_LC	R	0h	Overcurrent status on low-side switch of OUTC 0h = No overcurrent detected on low-side switch of OUTC 1h = Overcurrent detected on low-side switch of OUTC
19	ОСР_НВ	R	0h	Overcurrent status on high-side switch of OUTB 0h = No overcurrent detected on high-side switch of OUTB 1h = Overcurrent detected on high-side switch of OUTB
18	OCP_LB	R	0h	Overcurrent status on low-side switch of OUTB 0h = No overcurrent detected on low-side switch of OUTB 1h = Overcurrent detected on low-side switch of OUTB
17	OCP_HA	R	0h	Overcurrent status on high-side switch of OUTA 0h = No overcurrent detected on high-side switch of OUTA 1h = Overcurrent detected on high-side switch of OUTA
16	OCP_LA	R	0h	Overcurrent status on low-side switch of OUTA 0h = No overcurrent detected on low-side switch of OUTA 1h = Overcurrent detected on low-side switch of OUTA
15	RESERVED	R	0h	Reserved
14	OTP_ERR	R	0h	One-time programmable (OTP) error 0h = No OTP error is detected 1h = OTP Error is detected
13	BUCK_OCP	R	0h	Buck regulator overcurrent status 0h = No buck regulator overcurrent is detected 1h = Buck regulator overcurrent is detected



Table 7-47. GATE_DRIVER_FAULT_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
12	BUCK_UV	R	0h	Buck regulator undervoltage status 0h = No buck regulator undervoltage is detected 1h = Buck regulator undervoltage is detected
11	VCP_UV	R	0h	Charge pump undervoltage status 0h = No charge pump undervoltage is detected 1h = Charge pump undervoltage is detected
10-0	RESERVED	R	0h	Reserved

7.8.1.2 CONTROLLER_FAULT_STATUS Register (Address = E2h) [Reset = 00000000h]

CONTROLLER_FAULT_STATUS is shown in CONTROLLER_FAULT_STATUS Register and described in CONTROLLER_FAULT_STATUS Register Field Descriptions.

Return to the Summary Table.

Status of various controller faults

Figure 7-80. CONTROLLER_FAULT_STATUS Register

	Figure 7-80. CONTROLLER_FAULT_STATUS Register									
31	30	29	28	27	26	25	24			
CONTROLLER _FAULT	RESERVED	IPD_FREQ_FA ULT	IPD_T1_FAULT	IPD_T2_FAULT	BUS_CURREN T_LIMIT_STAT US	MPET_IPD_FA ULT	MPET_BEMF_ FAULT			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			
23	22	21	20	19	18	17	16			
ABN_SPEED	ABN_BEMF	NO_MTR	MTR_LCK	LOCK_ILIMIT	HW_LOCK_ILI MIT	MTR_UNDER_ VOLTAGE	MTR_OVER_V OLTAGE			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			
15	14	13	12	11	10	9	8			
SPEED_LOOP _SATURATION	CURRENT_LO OP_SATURATI ON		RESERVED							
R-0h	R-0h			R-	0h					
7	6	5	4	3	2	1	0			
		RESERVED	RESERVED	RESERVED	RESERVED					
		R-0h	R-0h	R-0h	R-0h					

Table 7-48. CONTROLLER_FAULT_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	CONTROLLER_FAULT	R	0h	Logic OR of controller fault status registers 0h = No controller fault condition is detected 1h = Controller fault condition is detected
30	RESERVED	R	0h	Reserved
29	IPD_FREQ_FAULT	R	Oh	Indicates IPD frequency fault 0h = No IPD frequency fault detected 1h = IPD frequency fault detected
28	IPD_T1_FAULT	R	0h	Indicates IPD T1 fault 0h = No IPD T1 fault detected 1h = IPD T1 fault detected

Submit Document Feedback



Table 7-48. CONTROLLER_FAULT_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
27	IPD T2 FAULT	R	0h	Indicates IPD T2 fault
21	IPD_12_FAULI	K	UII	0h = No IPD T2 fault detected
				1h = IPD T2 fault detected
26	BUS_CURRENT_LIMIT_S	R	0h	Indicates status of bus current limit
	TATUS			0h = No bus current limit fault detected
				1h = Bus current limit fault detected
25	MPET_IPD_FAULT	R	0h	Indicates error during resistance and inductance measurement
				0h = No MPET IPD fault detected
		_		1h = MPET IPD fault detected
24	MPET_BEMF_FAULT	R	0h	Indicates error during BEMF constant measurement Oh = No MPET BEMF fault detected
				1h = MPET BEMF fault detected
23	ABN_SPEED	R	0h	Indicates abnormal speed motor lock condition
	7.5.1_5. 225		0	0h = No abnormal speed fault detected
				1h = Abnormal speed fault detected
22	ABN_BEMF	R	0h	Indicates abnormal BEMF motor lock condition
				0h = No abnormal BEMF fault detected
				1h = Abnormal BEMF fault detected
21	NO_MTR	R	0h	Indicates no motor fault
				0h = No motor fault not detected 1h = No motor fault detected
00	MTD LOV	<u> </u>	OI:	
20	MTR_LCK	R	0h	Indicates when one of the motor lock is triggered Oh = Motor lock fault not detected
				1h = Motor lock fault detected
19	LOCK_ILIMIT	R	0h	Indicates lock Ilimit fault
	_			0h = No lock current limit fault detected
				1h = Lock current limit fault detected
18	HW_LOCK_ILIMIT	R	0h	Indicates hardware lock Ilimit fault
				0h = No hardware lock current limit fault detected
		_		1h = Hardware lock current limit fault detected
17	MTR_UNDER_VOLTAGE	R	0h	Indicates motor undervoltage fault 0h = No motor undervoltage detected
				1h = Motor undervoltage detected
16	MTR_OVER_VOLTAGE	R	0h	Indicates motor overvoltage fault
10	WIII_OVEII_VOLIAGE		011	0h = No motor overvoltage detected
				1h = Motor overvoltage detected
15	SPEED_LOOP_SATURAT	R	0h	Indicates speed loop saturation
	ION			0h = No speed loop saturation detected
				1h = Speed loop saturation detected
14	CURRENT_LOOP_SATU	R	0h	Indicates current loop saturation
	RATION			0h = No current loop saturation detected
40.0	DESERVED.	D	Oh	1h = Current loop saturation detected
13-3	RESERVED RESERVED	R R	0h	Reserved Reserved
1	RESERVED	R	0h 0h	Reserved
0	RESERVED	R	0h	Reserved



7.8.2 System_Status Registers

SYSTEM_STATUS Registers lists the memory-mapped registers for the System_Status registers. All register offset addresses not listed in SYSTEM_STATUS Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-49. SYSTEM_STATUS Registers

Address	Acronym	Register Name	Section
E4h	ALGO_STATUS	System Status Register	ALGO_STATUS Register (Address = E4h) [Reset = 00000000h]
E6h	MTR_PARAMS	System Status Register	MTR_PARAMS Register (Address = E6h) [Reset = 00000000h]
E8h	ALGO_STATUS_MPET	System Status Register	ALGO_STATUS_MPET Register (Address = E8h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. System_Status Access Type Codes shows the codes that are used for access types in this section.

Table 7-50. System_Status Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Reset or Default	t Value					
-n		Value after reset or the default value				

7.8.2.1 ALGO_STATUS Register (Address = E4h) [Reset = 00000000h]

ALGO_STATUS is shown in ALGO_STATUS Register and described in ALGO_STATUS Register Field Descriptions.

Return to the Summary Table.

Status of various system and algorithm parameters

Figure 7-81 ALGO STATUS Register

	Figure 7-81. ALGO_STATUS Register							
31	30	29	28	27	26	25	24	
			VOL	Γ_MAG				
			F	t-0h				
23	22	21	20	19	18	17	16	
	VOLT_MAG							
	R-0h							
15	14	13	12	11	10	9	8	
			RES	ERVED				
			R	2-0h				
7	6	5	4	3	2	1	0	
	RESE	RVED		RESERVED	RESERVED	RESERVED	RESERVED	
	R-	0h		R-0h	R-0h	R-0h	R-0h	

Table 7-51. ALGO_STATUS Register Field Descriptions

			_	I
Bit	Field	Туре	Reset	Description
31-16	VOLT_MAG	R	0h	16-bit value indicating output voltage magnitude. Voltage magnitude = (VOLT MAG * 100 / 32767) %

Table 7-51. ALGO_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

7.8.2.2 MTR_PARAMS Register (Address = E6h) [Reset = 00000000h]

MTR_PARAMS is shown in MTR_PARAMS Register and described in MTR_PARAMS Register Field Descriptions.

Return to the Summary Table.

Status of various motor parameters

Figure 7-82. MTR_PARAMS Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MOTOR_R									МО	TOR_BE	MF_CO	NST		
			R-	0h							R-	0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			MOT	OR_L							RESE	RVED			
			R-	0h							R-	0h			
1															1

Table 7-52. MTR_PARAMS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-24	MOTOR_R	R	0h 8-bit value indicating measured motor resistance	
23-16	MOTOR_BEMF_CONST	R	0h	8-bit value indicating measured BEMF constant
15-8	MOTOR_L	R	0h 8-bit value indicating measured motor inductance	
7-0	RESERVED	R	0h	Reserved

7.8.2.3 ALGO_STATUS_MPET Register (Address = E8h) [Reset = 00000000h]

ALGO_STATUS_MPET is shown in ALGO_STATUS_MPET Register and described in ALGO_STATUS_MPET Register Field Descriptions.

Return to the Summary Table.

Status of various MPET parameters

Figure 7-83. ALGO STATUS MPET Register

		i igaic i	00. ALGG_G1	7100_iiii E1	itegistei			
31	30	29	28	27	26	25	24	
MPET_R_STAT US	MPET_L_STAT US	MPET_KE_STA TUS	MPET_MECH_ STATUS		MPET_PW	M_FREQ		
R-0h	R-0h	R-0h	R-0h		R-0)h		
23	22	21	20	19	18	17	16	
			RESE	RVED				
			R-	0h				
15	14	13	12	11	10	9	8	
			RESE	RVED				
	R-0h							



Figure 7-83. ALGO_STATUS_MPET Register (continued)

7	6	5	4	3	2	1	0						
	RESERVED												
			R-	0h			R-0h						

Table 7-53. ALGO_STATUS_MPET Register Field Descriptions

Bit	Field	Туре	Reset	Description	
31	MPET_R_STATUS	R	0h Indicates status of resistance measurement		
30	MPET_L_STATUS	R	0h Indicates status of inductance measurement		
29	MPET_KE_STATUS	R	0h	Indicates status of BEMF constant measurement	
28	MPET_MECH_STATUS	R	0h	Indicates status of mechanical parameter measurement	
27-24	MPET_PWM_FREQ	R	0h 4-bit value indicating MPET recommended PWM switching frequency based on electrical time constant		
23-0	RESERVED	R	0h	Reserved	

7.8.3 Device_Control Registers

DEVICE_CONTROL Registers lists the memory-mapped registers for the Device_Control registers. All register offset addresses not listed in DEVICE_CONTROL Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-54. DEVICE_CONTROL Registers

Address	Acronym	Register Name	Section
EAh	DEV_CTRL		DEV_CTRL Register (Address = EAh) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. Device_Control Access Type Codes shows the codes that are used for access types in this section.

Table 7-55. Device Control Access Type Codes

Table 7 co. Borico_control 7 tococc 13pc codec						
Access Type Code		Description				
Read Type						
R	R	Read				
Write Type	Write Type					
W	W	Write				
Reset or Defaul	Reset or Default Value					
-n		Value after reset or the default value				

7.8.3.1 DEV_CTRL Register (Address = EAh) [Reset = 00000000h]

DEV_CTRL is shown in DEV_CTRL Register and described in DEV_CTRL Register Field Descriptions. Return to the Summary Table.

Figure 7-84. DEV_CTRL Register

31	30	29	28	27	26	25	24
EEPROM_WRT	EEPROM_REA D	CLR_FLT	CLR_FLT_RET RY_COUNT		EEPROM_WRITI	E_ACCESS_KEY	
R/W-0h	R/W-0h	W-0h	W-0h		W-	·0h	
23	22	21	20	19	18	17	16
	EEPROM_WRITE	_ACCESS_KEY	,		FORCED_AL	IGN_ANGLE	
	W-	0h			W-	·0h	

Figure 7-84.	DEV	CTRL	Register	(continued)	١
				(00::::::::::::::::::::::::::::::::::::	,

		•	· · · · = - · · - · · · · ·	- 5 (,		
15	14	13	12	11	10	9	8
FORCED_ALIGN_ANGLE WATCHE						RESE	RVED
W-0h					R/W-0h	W-	·0h
7	6	5	4	3	2	1	0
	RESERVED						
	W-0h						

Table 7-56. DEV CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	EEPROM_WRT	R/W	0h	Write the configuration to EEPROM
30	EEPROM_READ	R/W	0h	Read the default configuration from EEPROM
29	CLR_FLT	W	0h	Clears all faults
28	CLR_FLT_RETRY_COUN T	W	0h	Clears fault retry count
27-20	EEPROM_WRITE_ACCE SS_KEY	W	0h	EEPROM write access key
19-11	FORCED_ALIGN_ANGLE	W	0h	9-bit value (in °) used during forced align state (FORCE_ALIGN_EN = 1) Angle applied (°) = FORCED_ALIGN_ANGLE % 360°
10	WATCHDOG_TICKLE	R/W	0h	RAM bit to tickle watchdog in I2C mode. This bit should be written to 1b by external controller every EXT_WD_CONFIG. MCF8316A will reset this bit to 0b.
9-0	RESERVED	W	0h	Reserved

7.8.4 Algorithm_Control Registers

ALGORITHM_CONTROL Registers lists the memory-mapped registers for the Algorithm_Control registers. All register offset addresses not listed in ALGORITHM_CONTROL Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-57. ALGORITHM_CONTROL Registers

Address	Acronym	Register Name	Section
ECh	ALGO_CTRL1	Algorithm Control Register	ALGO_CTRL1 Register (Address = ECh) [Reset = 00000000h]
EEh	ALGO_CTRL2	Algorithm Control Register	ALGO_CTRL2 Register (Address = EEh) [Reset = 00000000h]
F0h	CURRENT_PI	Current PI Controller Register	CURRENT_PI Register (Address = F0h) [Reset = 00000000h]
F2h	SPEED_PI	Speed PI Controller Register	SPEED_PI Register (Address = F2h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. Algorithm_Control Access Type Codes shows the codes that are used for access types in this section.

Table 7-58. Algorithm Control Access Type Codes

Access Type	Code	Description			
Read Type					
R	R	Read			
Write Type					
W	W	Write			
Reset or Default Value					



Table 7-58. Algorithm_Control Access Type Codes (continued)

Access Type	Code	Description
-n		Value after reset or the default
		value

7.8.4.1 ALGO_CTRL1 Register (Address = ECh) [Reset = 00000000h]

ALGO_CTRL1 is shown in ALGO_CTRL1 Register and described in ALGO_CTRL1 Register Field Descriptions. Return to the Summary Table.

Algorithm control register for debug

Figure 7-85. ALGO CTRL1 Register

		ı ıgu	16 7-00. ALG	_CINEI Neg	istoi		
31	30	29	28	27	26	25	24
OVERRIDE			DIG	GITAL_SPEED_C	ΓRL		
W-0h				W-0h			
23	22	21	20	19	18	17	16
			DIGITAL_SF	PEED_CTRL			
W-0h							
15	14	13	12	11	10	9	8
CLOSED_LOO P_DIS	FORCE_ALIGN _EN	FORCE_SLOW _FIRST_CYCL E_EN	FORCE_IPD_E N	FORCE_ISD_E N	FORCE_ALIGN _ANGLE_SRC_ SEL		F_SPEED_LOOP DIS
W-0h	W-0h W-0h W-0h W-0h W-0h						'-0h
7	6	5	4	3	2	1	0
	FORCE_IQ_REF_SPEED_LOOP_DIS						
	W-0h						

Table 7-59. ALGO_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	OVERRIDE	W	Oh	Use to control the SPD_CTRL bits. If OVERRIDE = 1b, speed command can be written by the user through serial interface. 0h = SPEED_CMD using Analog/PWM/Freq mode 1h = SPEED_CMD using SPD_CTRL[14:0]
30-16	DIGITAL_SPEED_CTRL	W	0h	Digital speed control If OVERRIDE = 1b, then SPEED_CMD is control using DIGITAL_SPEED_CTRL
15	CLOSED_LOOP_DIS	W	Oh	Use to disable closed loop 0h = Enable Closed Loop 1h = Disable Closed loop, motor commutation in open loop
14	FORCE_ALIGN_EN	W	Oh	Force align state enable 0h = Disable Force Align state, device comes out of align state if MTR_STARTUP is selected as ALIGN or DOUBLE ALIGN 1h = Enable Force Align state, device stays in align state if MTR_STARTUP is selected as ALIGN or DOUBLE ALIGN
13	FORCE_SLOW_FIRST_C YCLE_EN	W	0h	Force slow first cycle enable 0h = Disable Force Slow First Cycle state, device comes out of slow first cycle state if MTR_STARTUP is selected as SLOW FIRST CYCLE 1h = Enable Force Slow First Cycle state, device stays in slow first cycle state if MTR_STARTUP is selected as SLOW FIRST CYCLE

Submit Document Feedback

Table 7-59. ALGO_CTRL1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
12	FORCE_IPD_EN	W	Oh	Force IPD enable 0h = Disable Force IPD state, device comes out of IPD state if MTR_STARTUP is selected as IPD 1h = Enable Force IPD state, device stays in IPD state if MTR_STARTUP is selected as IPD
11	FORCE_ISD_EN	W	Oh	Force ISD enable 0h = Disable Force ISD state, device comes out of ISD state if ISD_EN is set 1h = Enable Force ISD state, device stays in ISD state if ISD_EN is set
10	FORCE_ALIGN_ANGLE_ SRC_SEL	W	Oh	Force align angle state source select 0h = Force Align Angle defined by ALIGN_ANGLE 1h = Force Align Angle defined by FORCED_ALIGN_ANGLE
9-0	FORCE_IQ_REF_SPEED _LOOP_DIS	W	Oh	Sets Iq_ref when speed loop is disabled If SPEED_LOOP_DIS = 1b, then Iq_ref is set using IQ_REF_SPEED_LOOP_DIS Iq_ref = (FORCE_IQ_REF_SPEED_LOOP_DIS / 500) * 10, if FORCE_IQ_REF_SPEED_LOOP_DIS < 500 - (FORCE_IQ_REF_SPEED_LOOP_DIS - 512) / 500 * 10 if FORCE_IQ_REF_SPEED_LOOP_DIS > 512 Valid values are 0 to 500 and 512 to 1000

7.8.4.2 ALGO_CTRL2 Register (Address = EEh) [Reset = 00000000h]

ALGO_CTRL2 is shown in ALGO_CTRL2 Register and described in ALGO_CTRL2 Register Field Descriptions. Return to the Summary Table.

Algorithm control register for debug

Figure 7-86. ALGO CTRL2 Register

		Figui	e /-00. ALG	J_CTRL2 Reg	ligrei				
31	30	29	28	27	26	25	24		
		RESERVED	CURRENT_LO OP_DIS	FORCE_VD_CU D	IRRENT_LOOP_ IS				
		W-0h		W-0h	W-	-0h			
23 22 21 20				19	18	17	16		
	FORCE_VD_CURRENT_LOOP_DIS								
	W-0h								
15	14	13	12	11	10	9	8		
		F	ORCE_VQ_CUR	RENT_LOOP_DI	S				
			W-	·0h					
7	6	5	4	3	2	1	0		
	FORCE_VQ_CURRENT_LOOP_ DIS		MPET_R	MPET_L	MPET_KE	MPET_MECH	MPET_WRITE_ SHADOW		
W-0h		W-0h	W-0h	W-0h	W-0h	W-0h	W-0h		

Table 7-60. ALGO_CTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-27	RESERVED	W	0h	Reserved



Table 7-60. ALGO_CTRL2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (continued)
26	CURRENT_LOOP_DIS	W	Oh	Use to control the FORCE_VD_CURRENT_LOOP_DIS and FORCE_VQ_CURRENT_LOOP_DIS. If CURRENT_LOOP_DIS = 1b, current loop and speed loop are disabled 0h = Enable Current Loop 1h = Disable Current Loop
25-16	FORCE_VD_CURRENT_ LOOP_DIS	W	Oh	Sets Vd_ref when current loop and speed loop are disabled If CURRENT_LOOP_DIS = 1b, then Vd is controlled using FORCE_VD_CURRENT_LOOP_DIS Vd_ref = (FORCE_VD_CURRENT_LOOP_DIS / 500) if FORCE_VD_CURRENT_LOOP_DIS < 500 - (FORCE_VD_CURRENT_LOOP_DIS - 512) / 500 if FORCE_VD_CURRENT_LOOP_DIS > 512 Valid values: 0 to 500 and 512 to 1000
15-6	FORCE_VQ_CURRENT_ LOOP_DIS	W	Oh	Sets Vq_ref when current loop speed loop are disabled If CURRENT_LOOP_DIS = 1b, then Vq is controlled using FORCE_VQ_CURRENT_LOOP_DIS Vq_ref = (FORCE_VQ_CURRENT_LOOP_DIS / 500) if FORCE_VQ_CURRENT_LOOP_DIS < 500 - (FORCE_VQ_CURRENT_LOOP_DIS - 512) / 500 if FORCE_VQ_CURRENT_LOOP_DIS > 512 Valid values: 0 to 500 and 512 to 1000
5	MPET_CMD	W	0h	Initiates motor parameter measurement routine when set to 1b
4	MPET_R	W	0h	Enables motor resistance measurement during motor parameter measurement routine 0h = Disable Motor Resistance measurement during motor parameter measurement routine 1h = Enable Motor Resistance measurement during motor parameter measurement routine
3	MPET_L	W	0h	Enables motor inductance measurement during motor parameter measurement routine 0h = Disable Motor Inductance measurement during motor parameter measurement routine 1h = Enable Motor Inductance measurement during motor parameter measurement routine
2	MPET_KE	W	0h	Enables motor BEMF constant measurement during motor parameter measurement routine 0h = Disables Motor BEMF constant measurement during motor parameter measurement routine 1h = Enable Motor BEMF constant measurement during motor parameter measurement routine
1	MPET_MECH	W	0h	Enables motor mechanical parameter measurement during motor parameter measurement routine 0h = Disable Motor mechanical parameter measurement during motor parameter measurement routine 1h = Enable Motor mechanical parameter measurement during motor parameter measurement routine
0	MPET_WRITE_SHADOW	w	0h	Write measured parameters to shadow register when set to 1b

7.8.4.3 CURRENT_PI Register (Address = F0h) [Reset = 00000000h]

CURRENT_PI is shown in CURRENT_PI Register and described in CURRENT_PI Register Field Descriptions.

Return to the Summary Table.

Current PI controller used

Figure 7-87. CURRENT_PI Register

					9-				9						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CURRENT_LOOP_KP							CURRENT_LOOP_KI								
R-0h										R-	0h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CL	CURRENT_LOOP_KI								RESE	RVED					
	R-	0h							R-	0h					
1															

Table 7-61. CURRENT_PI Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-22	CURRENT_LOOP_KP	R	0h	10-bit value for current loop Kp; same scaling as CURR_LOOP_KP
21-12	CURRENT_LOOP_KI	R	0h	10-bit value for current loop Ki; same scaling as CURR_LOOP_KI
11-0	RESERVED	R	0h	Reserved

7.8.4.4 SPEED_PI Register (Address = F2h) [Reset = 00000000h]

SPEED_PI is shown in SPEED_PI Register and described in SPEED_PI Register Field Descriptions.

Return to the Summary Table.

Speed PI controller used

Figure 7-88. SPEED_PI Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			5	SPEED_L	OOP_K	-					;	SPEED_	LOOP_K	I	
				R-	0h							R-	0h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPEED_LOOP_KI								RESE	RVED					
	R-0h								R-	0h					

Table 7-62. SPEED_PI Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-22	SPEED_LOOP_KP	R	0h	10-bit value for speed loo Kp; same scaling as SPD_LOOP_KP
21-12	SPEED_LOOP_KI	R	0h	10-bit value for speed loop Ki; same scaling as SPD_LOOP_KI
11-0	RESERVED	R	0h	Reserved

7.8.5 Algorithm_Variables Registers

ALGORITHM_VARIABLES Registers lists the memory-mapped registers for the Algorithm_Variables registers. All register offset addresses not listed in ALGORITHM_VARIABLES Registers should be considered as reserved locations and the register contents should not be modified.

Table 7-63. ALGORITHM_VARIABLES Registers

Address	Acronym	Register Name	Section
210h	ALGORITHM_STATE	Current Algorithm State Register	ALGORITHM_STATE Register (Address = 210h) [Reset = 00000000h]
216h	FG_SPEED_FDBK	FG Speed Feedback Register	FG_SPEED_FDBK Register (Address = 216h) [Reset = 000000000h]
410h	BUS_CURRENT	Calculated DC Bus Current Register	BUS_CURRENT Register (Address = 410h) [Reset = 00000000h]
43Eh	PHASE_CURRENT_A	Measured Current on Phase A Register	PHASE_CURRENT_A Register (Address = 43Eh) [Reset = 00000000h]



Table 7-63. ALGORITHM_VARIABLES Registers (continued)

Address	Acronym	Register Name	Section
440h	PHASE_CURRENT_B	Measured Current on Phase B Register	PHASE_CURRENT_B Register (Address = 440h) [Reset = 00000000h]
442h	PHASE_CURRENT_C	Measured Current on Phase C Register	PHASE_CURRENT_C Register (Address = 442h) [Reset = 00000000h]
466h	CSA_GAIN_FEEDBACK	CSA Gain Register	CSA_GAIN_FEEDBACK Register (Address = 466h) [Reset = 00000000h]
476h	VOLTAGE_GAIN_FEEDBACK	Voltage Gain Register	VOLTAGE_GAIN_FEEDBACK Register (Address = 476h) [Reset = 00000000h]
478h	VM_VOLTAGE	VM Voltage Register	VM_VOLTAGE Register (Address = 478h) [Reset = 00000000h]
47Eh	PHASE_VOLTAGE_VA	Phase Voltage Register	PHASE_VOLTAGE_VA Register (Address = 47Eh) [Reset = 00000000h]
480h	PHASE_VOLTAGE_VB	Phase Voltage Register	PHASE_VOLTAGE_VB Register (Address = 480h) [Reset = 00000000h]
482h	PHASE_VOLTAGE_VC	Phase Voltage Register	PHASE_VOLTAGE_VC Register (Address = 482h) [Reset = 00000000h]
4BAh	SIN_COMMUTATION_ANGLE	Sine of Commutation Angle	SIN_COMMUTATION_ANGLE Register (Address = 4BAh) [Reset = 00000000h]
4BCh	COS_COMMUTATION_ANGLE	Cosine of Commutation Angle	COS_COMMUTATION_ANGLE Register (Address = 4BCh) [Reset = 00000000h]
4D4h	IALPHA	IALPHA Current Register	IALPHA Register (Address = 4D4h) [Reset = 00000000h]
4D6h	IBETA	IBETA Current Register	IBETA Register (Address = 4D6h) [Reset = 00000000h]
4D8h	VALPHA	VALPHA Voltage Register	VALPHA Register (Address = 4D8h) [Reset = 00000000h]
4DAh	VBETA	VBETA Voltage Register	VBETA Register (Address = 4DAh) [Reset = 00000000h]
4E4h	ID	Measured d-axis Current Register	ID Register (Address = 4E4h) [Reset = 00000000h]
4E6h	IQ	Measured q-axis Current Register	IQ Register (Address = 4E6h) [Reset = 00000000h]
4E8h	VD	VD Voltage Register	VD Register (Address = 4E8h) [Reset = 00000000h]
4EAh	VQ	VQ Voltage Register	VQ Register (Address = 4EAh) [Reset = 00000000h]
524h	IQ_REF_ROTOR_ALIGN	Align Current Reference	IQ_REF_ROTOR_ALIGN Register (Address = 524h) [Reset = 00000000h]
53Ah	SPEED_REF_OPEN_LOOP	Open Loop Speed Register	SPEED_REF_OPEN_LOOP Register (Address = 53Ah) [Reset = 00000000h]
548h	IQ_REF_OPEN_LOOP	Open Loop Current Reference	IQ_REF_OPEN_LOOP Register (Address = 548h) [Reset = 00000000h]
5CCh	SPEED_REF_CLOSED_LOOP	Speed Reference Register	SPEED_REF_CLOSED_LOOP Register (Address = 5CCh) [Reset = 00000000h]
5FCh	ID_REF_CLOSED_LOOP	Reference for Current Loop Register	ID_REF_CLOSED_LOOP Register (Address = 5FCh) [Reset = 00000000h]
5FEh	IQ_REF_CLOSED_LOOP	Reference for Current Loop Register	IQ_REF_CLOSED_LOOP Register (Address = 5FEh) [Reset = 00000000h]
67Ah	ISD_STATE	ISD State Register	ISD_STATE Register (Address = 67Ah) [Reset = 00000000h]
684h	ISD_SPEED	ISD Speed Register	ISD_SPEED Register (Address = 684h) [Reset = 00000000h]
6B8h	IPD_STATE	IPD State Register	IPD_STATE Register (Address = 6B8h) [Reset = 00000000h]

Table 7-63. ALGORITHM_VARIABLES Registers (continued)

			,
Address	Acronym	Register Name	Section
6FCh	IPD_ANGLE	Calculated IPD Angle Register	IPD_ANGLE Register (Address = 6FCh) [Reset = 00000000h]
742h	ED	Estimated BEMF EQ Register	ED Register (Address = 742h) [Reset = 00000000h]
744h	EQ	Estimated BEMF ED Register	EQ Register (Address = 744h) [Reset = 00000000h]
752h	SPEED_FDBK	Speed Feedback Register	SPEED_FDBK Register (Address = 752h) [Reset = 00000000h]
756h	THETA_EST	Estimated Motor Position Register	THETA_EST Register (Address = 756h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. Algorithm_Variables Access Type Codes shows the codes that are used for access types in this section.

Table 7-64. Algorithm_Variables Access Type Codes

Access Type	Code	Description		
Read Type				
R	R	Read		
Reset or Default	t Value			
-n		Value after reset or the default value		

7.8.5.1 ALGORITHM_STATE Register (Address = 210h) [Reset = 00000000h]

ALGORITHM_STATE is shown in ALGORITHM_STATE Register and described in ALGORITHM_STATE Register Field Descriptions.

Return to the Summary Table.

Current Algorithm State Register

Figure 7-89. ALGORITHM_STATE Register




Table 7-65. ALGORITHM STATE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	RESERVED	R	0h	Reserved



Table 7-65. ALGORITHM_STATE Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (Continued)
15-0	ALGORITHM_STATE	R	0h	16-bit value indicating current state of device
				0h = MOTOR_IDLE
				1h = MOTOR_ISD
				2h = MOTOR_TRISTATE
				3h = MOTOR_BRAKE_ON_START
				4h = MOTOR_IPD
				5h = MOTOR_SLOW_FIRST_CYCLE
				6h = MOTOR_ALIGN
				7h = MOTOR_OPEN_LOOP
				8h = MOTOR_CLOSED_LOOP_UNALIGNED
				9h = MOTOR_CLOSED_LOOP_ALIGNED
				Ah = MOTOR_CLOSED_LOOP_ACTIVE_BRAKING
				Bh = MOTOR_SOFT_STOP
				Ch = MOTOR_RECIRCULATE_STOP
				Dh = MOTOR_BRAKE_ON_STOP
				Eh = MOTOR_FAULT
				Fh = MOTOR_MPET_MOTOR_STOP_CHECK
				10h = MOTOR_MPET_MOTOR_STOP_WAIT
				11h = MOTOR_MPET_MOTOR_BRAKE
				12h = MOTOR_MPET_ALGORITHM_PARAMETERS_INIT
				13h = MOTOR_MPET_RL_MEASURE
				14h = MOTOR_MPET_KE_MEASURE
				15h = MOTOR_MPET_STALL_CURRENT_MEASURE
				16h = MOTOR_MPET_TORQUE_MODE
				17h = MOTOR_MPET_DONE
				18h = MOTOR_MPET_FAULT

7.8.5.2 FG_SPEED_FDBK Register (Address = 216h) [Reset = 00000000h]

FG_SPEED_FDBK is shown in FG_SPEED_FDBK Register and described in FG_SPEED_FDBK Register Field Descriptions.

Return to the Summary Table.

Speed Feedback from FG

Figure 7-90. FG_SPEED_FDBK Register




Table 7-66. FG_SPEED_FDBK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	FG_SPEED_FDBK	R		32-bit value indicating FG estimated rotor speed; FGEstimatedSpeed (Hz) = (FG_SPEED_FDBK / 2 ²⁷) * MAX_SPEED

7.8.5.3 BUS_CURRENT Register (Address = 410h) [Reset = 00000000h]

BUS_CURRENT is shown in BUS_CURRENT Register and described in BUS_CURRENT Register Field Descriptions.

Return to the Summary Table.

Calculated Supply Current Register

Figure 7-91. BUS_CURRENT Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BUS_CURRENT																														
															R-	0h															

Table 7-67. BUS_CURRENT Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	BUS_CURRENT	R	0h	32-bit value indicating DC bus current; I_dcBus (A) = (BUS_CURRENT / 2 ²⁷) * 1.25

7.8.5.4 PHASE_CURRENT_A Register (Address = 43Eh) [Reset = 00000000h]

PHASE_CURRENT_A is shown in PHASE_CURRENT_A Register and described in PHASE_CURRENT_A Register Field Descriptions.

Return to the Summary Table.

Measured current on Phase A Register

Figure 7-92. PHASE_CURRENT_A Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PHASE_CURRENT_A																														
															R-	0h															

Table 7-68. PHASE_CURRENT_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_A	R		32-bit value indicating measured current on Phase A; Ia (A) = (PHASE_CURRENT_A / 2 ²⁷) * 1.25

7.8.5.5 PHASE_CURRENT_B Register (Address = 440h) [Reset = 00000000h]

PHASE_CURRENT_B is shown in PHASE_CURRENT_B Register and described in PHASE_CURRENT_B Register Field Descriptions.

Return to the Summary Table.

Measured current on Phase B Register

Figure 7-93. PHASE_CURRENT_B Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PHASE_CURRENT_B																														
															R-	0h															

Table 7-69. PHASE_CURRENT_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_B	R	0h	32-bit value indicating measured current on Phase B; lb (A)= (PHASE_CURRENT_B / 2 ²⁷) * 1.25

7.8.5.6 PHASE_CURRENT_C Register (Address = 442h) [Reset = 00000000h]

PHASE_CURRENT_C is shown in PHASE_CURRENT_C Register and described in PHASE_CURRENT_C Register Field Descriptions.



Return to the Summary Table.

Measured current on Phase C Register

Figure 7-94. PHASE_CURRENT_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PHASE_CURRENT_C

R-0h

Table 7-70. PHASE CURRENT C Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_C	R		32-bit value indicating measured current on Phase C; Ic (A) = (PHASE_CURRENT_C / 2 ²⁷) * 1.25

7.8.5.7 CSA_GAIN_FEEDBACK Register (Address = 466h) [Reset = 00000000h]

CSA_GAIN_FEEDBACK is shown in CSA_GAIN_FEEDBACK Register and described in CSA_GAIN_FEEDBACK Register Field Descriptions.

Return to the Summary Table.

VM Voltage Register

Figure 7-95. CSA_GAIN_FEEDBACK Register

				5	,			·	J D/ (U.)		,				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RESE	RVED							
	R-0h														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						CS	A_GAIN_	FEEDBA	ACK						
							R-	0h							

Table 7-71. CSA_GAIN_FEEDBACK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CSA_GAIN_FEEDBACK	R	0h	16-bit value indicating current sense gain 0h = 1.2 V/A 1h = 0.6 V/A 2h = 0.3 V/A 3h = 0.15 V/A

7.8.5.8 VOLTAGE_GAIN_FEEDBACK Register (Address = 476h) [Reset = 00000000h]

VOLTAGE_GAIN_FEEDBACK is shown in VOLTAGE_GAIN_FEEDBACK Register and described in VOLTAGE_GAIN_FEEDBACK Register Field Descriptions.

Return to the Summary Table.

Voltage Gain Register

Figure 7-96. VOLTAGE GAIN FEEDBACK Register

				J -		_	_	_		_	J				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RESE	RVED							
							R-0	0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 7-96. VOLTAGE_GAIN_FEEDBACK Register (continued)

VOLTAGE_GAIN_FEEDBACK	Ū	•	,	
R-0h				

Table 7-72. VOLTAGE_GAIN_FEEDBACK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VOLTAGE_GAIN_FEEDB ACK	R	0h	16-bit value indicating voltage gain 0h = 60V 1h = 30V 2h = 15V

7.8.5.9 VM_VOLTAGE Register (Address = 478h) [Reset = 00000000h]

VM_VOLTAGE is shown in VM_VOLTAGE Register and described in VM_VOLTAGE Register Field Descriptions. Return to the Summary Table.

Supply voltage register

Figure 7-97. VM_VOLTAGE Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														VM	_VC	LTA	GE														
															R-	0h															

Table 7-73. VM_VOLTAGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VM_VOLTAGE	R		32-bit value indicating DC bus voltage; DC Bus Voltage (V) = VM_VOLTAGE * 60 / 2 ²⁷

7.8.5.10 PHASE_VOLTAGE_VA Register (Address = 47Eh) [Reset = 00000000h]

PHASE_VOLTAGE_VA is shown in PHASE_VOLTAGE_VA Register and described in PHASE_VOLTAGE_VA Register Field Descriptions.

Return to the Summary Table.

Phase Voltage Register

Figure 7-98. PHASE_VOLTAGE_VA Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													PH	IASE	_VC	LTA	GE_	VA													
															R-	0h															

Table 7-74. PHASE_VOLTAGE_VA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VA	R		32-bit value indicating phase voltage Va during ISD; Va (V) = PHASE_VOLTAGE_VA * 60 / (sqrt(3) * 2 ²⁷)

7.8.5.11 PHASE_VOLTAGE_VB Register (Address = 480h) [Reset = 00000000h]

PHASE_VOLTAGE_VB is shown in PHASE_VOLTAGE_VB Register and described in PHASE_VOLTAGE_VB Register Field Descriptions.

Return to the Summary Table.



Phase Voltage Register

Figure 7-99. PHASE_VOLTAGE_VB Register

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														PH	ASE	_VC	LTA	GE_	VB													
																R-	0h															

Table 7-75. PHASE_VOLTAGE_VB Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VB	R		32-bit value indicating phase voltage Vb during ISD; Vb (V) = PHASE_VOLTAGE_VB * 60 / (sqrt(3) * 2 ²⁷)

7.8.5.12 PHASE_VOLTAGE_VC Register (Address = 482h) [Reset = 00000000h]

PHASE_VOLTAGE_VC is shown in PHASE_VOLTAGE_VC Register and described in PHASE_VOLTAGE_VC Register Field Descriptions.

Return to the Summary Table.

Phase Voltage Register

Figure 7-100. PHASE_VOLTAGE_VC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													PH	ASE	_VC	LTA	GE_	VC													
															R-	0h															

Table 7-76. PHASE_VOLTAGE_VC Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VC	R		32-bit value indicating phase voltage Vc during ISD; Vc (V)= PHASE_VOLTAGE_VC * 60 / (sqrt(3) * 2 ²⁷)

7.8.5.13 SIN_COMMUTATION_ANGLE Register (Address = 4BAh) [Reset = 00000000h]

SIN_COMMUTATION_ANGLE is shown in SIN_COMMUTATION_ANGLE Register and described in SIN_COMMUTATION_ANGLE Register Field Descriptions.

Return to the Summary Table.

Sine of Commutation Angle

Figure 7-101. SIN_COMMUTATION_ANGLE Register

																									-						
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												_																			
												SI	N C	OM	ИUТ	ATIC	N A	NGL	LE												
-																															
															R-	Ωh															
																011															

Table 7-77. SIN_COMMUTATION_ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SIN_COMMUTATION_AN GLE	R		32-bit value indicating sine of commutation angle; sinCommutationAngle = (SIN_COMMUTATION_ANGLE / 2 ²⁷)

7.8.5.14 COS_COMMUTATION_ANGLE Register (Address = 4BCh) [Reset = 00000000h]

COS_COMMUTATION_ANGLE is shown in COS_COMMUTATION_ANGLE Register and described in COS_COMMUTATION ANGLE Register Field Descriptions.

Return to the Summary Table.

Cosine of Commutation Angle

Figure 7-102. COS_COMMUTATION_ANGLE Register

7	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													CC	os_c	СОМ	MUT	ATIO	NC	ANG	LE												
																R-	0h															

Table 7-78. COS COMMUTATION ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	COS_COMMUTATION_A NGLE	R		32-bit value indicating cosine of commutation angle; cosCommutationAngle = (COS_COMMUTATION_ANGLE / 2 ²⁷)

7.8.5.15 IALPHA Register (Address = 4D4h) [Reset = 00000000h]

IALPHA is shown in IALPHA Register and described in IALPHA Register Field Descriptions.

Return to the Summary Table.

IALPHA Current Register

Figure 7-103. IALPHA Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															IALF	РΗΑ															
															R-	0h															

Table 7-79. IALPHA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IALPHA	R	0h	32-bit value indicating calculated I_alpha; I_alpha (A) = (IALPHA / 2^{27}) * 1.25

7.8.5.16 IBETA Register (Address = 4D6h) [Reset = 00000000h]

IBETA is shown in IBETA Register and described in IBETA Register Field Descriptions.

Return to the Summary Table.

IBETA Current Register

Figure 7-104. IBETA Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															IBE	TA															
															R-	0h															

Table 7-80. IBETA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IBETA	R	0h	32-bit value indicating calculated I_beta; I_beta (A)= (IBETA / 2 ²⁷) * 1.25

7.8.5.17 VALPHA Register (Address = 4D8h) [Reset = 00000000h]

VALPHA is shown in VALPHA Register and described in VALPHA Register Field Descriptions.

Return to the Summary Table.



VALPHA Voltage Register

Figure 7-105. VALPHA Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															VAL	PHA															
															R-	0h															

Table 7-81. VALPHA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VALPHA	R		32-bit value indicating calculated V_alpha; V_alpha (V) = (VALPHA / 2^{27}) * 60 / sqrt(3)

7.8.5.18 VBETA Register (Address = 4DAh) [Reset = 00000000h]

VBETA is shown in VBETA Register and described in VBETA Register Field Descriptions.

Return to the Summary Table.

VBETA Voltage Register

Figure 7-106. VBETA Register




Table 7-82. VBETA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VBETA	R	0h	32-bit value indicating calculated V_beta; V_beta (V) = (VBETA / 2 ²⁷) * 60 / sqrt(3)

7.8.5.19 ID Register (Address = 4E4h) [Reset = 00000000h]

ID is shown in ID Register and described in ID Register Field Descriptions.

Return to the Summary Table.

Measured d-axis Current Register

Figure 7-107. ID Register




Table 7-83. ID Register Field Descriptions

_					<u> </u>
	Bit	Field	Туре	Reset	Description
	31-0	ID	R	0h	32-bit value indicating estimated Id; Id (A) = (ID / 2^{27}) * 1.25

7.8.5.20 IQ Register (Address = 4E6h) [Reset = 00000000h]

IQ is shown in IQ Register and described in IQ Register Field Descriptions.

Return to the Summary Table.

Measured q-axis Current Register

Figure 7-108. IQ Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															IC	2															
															R-	0h															

Table 7-84. IQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ	R	0h	32-bit value indicating estimated Iq; Iq (A) = (IQ / 2^{27}) * 1.25

7.8.5.21 VD Register (Address = 4E8h) [Reset = 00000000h]

VD is shown in VD Register and described in VD Register Field Descriptions.

Return to the Summary Table.

VD Voltage Register

Figure 7-109. VD Register




Table 7-85. VD Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VD	R	0h	32-bit value indicating applied Vd; Vd (V) = (VD / 2 ²⁷) * 60 / sqrt(3)

7.8.5.22 VQ Register (Address = 4EAh) [Reset = 00000000h]

VQ is shown in VQ Register and described in VQ Register Field Descriptions.

Return to the Summary Table.

VQ Voltage Register

Figure 7-110. VQ Register




Table 7-86. VQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VQ	R	0h	32-bit value indicating applied Vq; Vq (V)= (VQ / 2 ²⁷) * 60 / sqrt(3)

7.8.5.23 IQ_REF_ROTOR_ALIGN Register (Address = 524h) [Reset = 00000000h]

IQ_REF_ROTOR_ALIGN is shown in IQ_REF_ROTOR_ALIGN Register and described in IQ_REF_ROTOR_ALIGN Register Field Descriptions.

Return to the Summary Table.

Align Current Reference

Figure 7-111. IQ_REF_ROTOR_ALIGN Register






Figure 7-111. IQ_REF_ROTOR_ALIGN Register (continued)

R-0h

Table 7-87. IQ_REF_ROTOR_ALIGN Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_ROTOR_ALIGN	R		32-bit value indicating Align Current Reference; IqRefRotorAlign (A) = (IQ_REF_ROTOR_ALIGN / 2 ²⁷) * 1.25

7.8.5.24 SPEED_REF_OPEN_LOOP Register (Address = 53Ah) [Reset = 00000000h]

SPEED_REF_OPEN_LOOP is shown in SPEED_REF_OPEN_LOOP Register and described in SPEED_REF_OPEN_LOOP Register Field Descriptions.

Return to the Summary Table.

Speed at which motor transitions to close loop

Figure 7-112. SPEED_REF_OPEN_LOOP Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												S	PEE	D_F	REF_	OPE	EN_L	-001	Р												
															R-	0h															

Table 7-88. SPEED_REF_OPEN_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_REF_OPEN_LO OP	R		32-bit value indicating open loop speed reference; OpenLoopSpeedRef (Hz) = (SPEED_REF_OPEN_LOOP / 2 ²⁷) * MAX_SPEED

7.8.5.25 IQ_REF_OPEN_LOOP Register (Address = 548h) [Reset = 00000000h]

IQ_REF_OPEN_LOOP is shown in IQ_REF_OPEN_LOOP Register and described in IQ_REF_OPEN_LOOP Register Field Descriptions.

Return to the Summary Table.

Open Loop Current Reference

Figure 7-113. IQ_REF_OPEN_LOOP Register

									•	_				_	_		-				•										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													IQ	_REI	_OF	PEN	_LO	OP													
															R-	0h															

Table 7-89. IQ_REF_OPEN_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_OPEN_LOOP	R		32-bit value indicating Open Loop Current Reference IqRefOpenLoop (A) = (IQ REF OPEN LOOP / 2 ²⁷) * 1.25

7.8.5.26 SPEED_REF_CLOSED_LOOP Register (Address = 5CCh) [Reset = 00000000h]

SPEED_REF_CLOSED_LOOP is shown in SPEED_REF_CLOSED_LOOP Register and described in SPEED_REF_CLOSED_LOOP Register Field Descriptions.

Return to the Summary Table.

Speed Reference Register

Figure 7-114. SPEED_REF_CLOSED_LOOP Register

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													SF	PEE	_RE	EF_C	CLOS	SED	LO	OP												
																R-	0h															

Table 7-90. SPEED_REF_CLOSED_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_REF_CLOSED_L OOP	R		32-bit value indicating reference for speed loop; Speed reference in closed loop (Hz) = (SPEED_REF_CLOSED_LOOP/ 2 ²⁷) * MAX_SPEED

7.8.5.27 ID_REF_CLOSED_LOOP Register (Address = 5FCh) [Reset = 00000000h]

ID_REF_CLOSED_LOOP is shown in ID_REF_CLOSED_LOOP Register and described in ID_REF_CLOSED_LOOP Register Field Descriptions.

Return to the Summary Table.

Reference for Current Loop Register

Figure 7-115. ID_REF_CLOSED_LOOP Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													ID_F	REF_	CLC	OSE	D_LC	OOP													
															R-	0h															

Table 7-91. ID_REF_CLOSED_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ID_REF_CLOSED_LOOP	R		32-bit value indicating ld_ref for flux loop; ldRefClosedLoop (A) = (ID_REF_CLOSED_LOOP / 2 ²⁷) * 1.25

7.8.5.28 IQ_REF_CLOSED_LOOP Register (Address = 5FEh) [Reset = 00000000h]

IQ_REF_CLOSED_LOOP is shown in IQ_REF_CLOSED_LOOP Register and described in IQ_REF_CLOSED_LOOP Register Field Descriptions.

Return to the Summary Table.

Reference for Current Loop Register

Figure 7-116. IQ_REF_CLOSED_LOOP Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													IQ_I	REF_	CLC	OSE	D_L	OOP													
															R-	0h															

Table 7-92. IQ_REF_CLOSED_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_CLOSED_LOOP	R		32-bit value indicating lq_ref for torque loop ; lqRefClosedLoop (A) = (IQ_REF_CLOSED_LOOP / 2 ²⁷) *1.25

7.8.5.29 ISD_STATE Register (Address = 67Ah) [Reset = 00000000h]

ISD_STATE is shown in ISD_STATE Register and described in ISD_STATE Register Field Descriptions.

Return to the Summary Table.

ISD state Register



Figure 7-117. ISD_STATE Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						R	ESE	RVE	D													IS	SD_S	TAT	Έ						
							R-	0h															R-	0h							

Table 7-93. ISD_STATE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	ISD_STATE	R	0h	16-bit value indicating current ISD state 0h = ISD_INIT 1h = ISD_MOTOR_STOP_CHECK 2h = ISD_MOTOR_DIRECTION_CHECK 3h = ISD_COMPLETE 4h = ISD_FAULT

7.8.5.30 ISD_SPEED Register (Address = 684h) [Reset = 00000000h]

ISD_SPEED is shown in ISD_SPEED Register and described in ISD_SPEED Register Field Descriptions.

Return to the Summary Table.

ISD Speed Register

Figure 7-118. ISD_SPEED Register




Table 7-94. ISD_SPEED Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ISD_SPEED	R		32-bit value indicating calculated speed during ISD state; ISD_Speed (Hz) = (ISD_SPEED / 2 ²⁷) * MAX_SPEED

7.8.5.31 IPD_STATE Register (Address = 6B8h) [Reset = 00000000h]

IPD_STATE is shown in IPD_STATE Register and described in IPD_STATE Register Field Descriptions.

Return to the Summary Table.

IPD state Register

Figure 7-119. IPD_STATE Register

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							R	ESE	RVE	D													IF	PD_S	STAT	Έ						
								R-	-0h															R-	0h							

Table 7-95. IPD STATE Register Field Descriptions

			_	· · · · · · · · · · · · · · · · · · ·
Bit	Field	Туре	Reset	Description
31-16	RESERVED	R	0h	Reserved

Table 7-95. IPD_STATE Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
15-0	IPD_STATE	R	0h	16-bit value indicating current IPD state
				0h = IPD_INIT
				1h = IPD_VECTOR_CONFIG
				2h = IPD_RUN
				3h = IPD_SLOW_RISE_CLOCK
				4h = IPD_SLOW_FALL_CLOCK
				5h = IPD_WAIT_CURRENT_DECAY
				6h = IPD_GET_TIMES
				7h = IPD_SET_NEXT_VECTOR
				8h = IPD_CALC_SECTOR_RISE
				9h = IPD_CALC_ROTOR_POSITION
				Ah = IPD_CALC_ANGLE
				Bh = IPD_COMPLETE
				Ch = IPD_FAULT

7.8.5.32 IPD_ANGLE Register (Address = 6FCh) [Reset = 00000000h]

IPD ANGLE is shown in IPD ANGLE Register and described in IPD ANGLE Register Field Descriptions.

Return to the Summary Table.

Calculated IPD Angle Register

Figure 7-120. IPD_ANGLE Register




Table 7-96. IPD_ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IPD_ANGLE	R	0h	32-bit value indicating measured IPD angle; IPD_Angle (°) = (IPD_ANGLE / 2 ²⁷) * 360°

7.8.5.33 ED Register (Address = 742h) [Reset = 00000000h]

ED is shown in ED Register and described in ED Register Field Descriptions.

Return to the Summary Table.

Estimated BEMF EQ Register

Figure 7-121. ED Register




Table 7-97. ED Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ED	R	0h	32-bit value indicating estimated Ed; Ed (V) = (ED / 2 ²⁷) * 60 / sqrt(3)

7.8.5.34 EQ Register (Address = 744h) [Reset = 00000000h]

EQ is shown in EQ Register and described in EQ Register Field Descriptions.



Return to the Summary Table.

Estimated BEMF ED Register

Figure 7-122. EQ Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															Е	Q															
															R-	0h															

Table 7-98. EQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	EQ	R	0h	32-bit value indicating estimated Eq; Eq (V) = $(EQ / 2^{27}) * 60 / sqrt(3)$

7.8.5.35 SPEED_FDBK Register (Address = 752h) [Reset = 00000000h]

SPEED_FDBK is shown in SPEED_FDBK Register and described in SPEED_FDBK Register Field Descriptions.

Return to the Summary Table.

Speed Feedback Register

Figure 7-123. SPEED_FDBK Register

1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		SPEED_FDBK																														
	R-0h																															

Table 7-99. SPEED_FDBK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_FDBK	R	0h	32-bit value indicating estimated rotor speed; EstimatedSpeed (Hz) = $(SPEED_FDBK / 2^{27})^* MAX_SPEED$

7.8.5.36 THETA_EST Register (Address = 756h) [Reset = 00000000h]

THETA_EST is shown in THETA_EST Register and described in THETA_EST Register Field Descriptions.

Return to the Summary Table.

Estimated motor position Register

Figure 7-124. THETA_EST Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	THETA_EST																														
	R-0h																														

Table 7-100. THETA_EST Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	THETA_EST	R	0h	32-bit value indicating estimated rotor angle; EstimatedAngle (°) = (THETA_EST / 2 ²⁷) * 360°



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The MCF8316A device is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high-reliability, flexible solution for appliances, fans, pumps, residential and living fans, seat cooling fans, automotive fans and blowers. The following section shows a common application of the MCF8316A device.

8.2 Typical Applications

Figure 8-1 shows the typical schematic of MCF8316A.






Figure 8-1. Primary Application Schematic

Table 8-1 lists the recommended values of the external components for MCF8316A.

Table 8-1. MCF8316A External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	PGND	X5R or X7R, 0.1-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device
C _{VM2}	VM	PGND	≥ 10-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device
C _{CP}	СР	VM	X5R or X7R, 16-V, 1-μF capacitor
C _{FLY}	CPH	CPL	X5R or X7R, 47-nF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the pin
C _{AVDD}	AVDD	AGND	X5R or X7R, 1-μF, ≥ 6.3-V. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7-μF to 1.3-μF at 3.3-V across operating temperature.

Table 8-1. MCF8316A External Components (continued)

COMPONENTS	PIN 1	PIN 2	RECOMMENDED						
C _{DVDD}	AVDD	AGND	X5R or X7R, 1-μF, ≥ 4-V. In order for DVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.6-μF to 1.3-μF at 1.5-V across operating temperature.						
C _{BK}	SW_BK	GND_BK	X5R or X7R, buck-output rated capacitor						
L _{BK}	SW_BK	FB_BK	Buck-output inductor						
R _{FG}	1.8 to 5-V Supply	FG	5.1-kΩ, Pull-up resistor						
R _{nFAULT}	1.8 to 5-V Supply	nFAULT	5.1-kΩ, Pull-up resistor						
R _{SDA}	1.8 to 3.3-V Supply	SDA	5.1-kΩ, Pull-up resistor						
R _{SCL}	1.8 to 3.3-V Supply	SCL	5.1-kΩ, Pull-up resistor						

Recommended application range for MCF8316A is shown in Table 8-2.

Table 8-2. Recommended Application Range

Parameter	Min	Max	Unit
Motor voltage	4.5	35	V
Back-EMF constant (see Motor Back-EMF constant)	0.6	2000	mV/Hz
Motor resistance (see Motor Resistance)	0.006	20	Ω
Motor inductance (see Motor Inductance)	0.006	20	mH
Motor electrical speed	-	1500	Hz
Peak motor phase current	-	8	A

Default EEPROM configuration for MCF8316A is listed in Table 8-3. Default values are chosen for reliable motor startup and closed loop operation. Refer to MCF8316A tuning guide which provides step by step procedure to tune a 3-phase BLDC motor in closed loop, conform to use-case and explore features in the device.

Table 8-3. Recommended Default Values

Address Name	Address	Recommended Value
ISD_CONFIG	0x00000080	0x64738C20
REV_DRIVE_CONFIG	0x00000082	0x28200000
MOTOR_STARTUP1	0x00000084	0x0B6807D0
MOTOR_STARTUP2	0x00000086	0x2306600C
CLOSED_LOOP1	0x00000088	0x0D3201B5
CLOSED_LOOP2	0x0000008A	0x1BAD0000
CLOSED_LOOP3	0x0000008C	0x00000000
CLOSED_LOOP4	0x0000008E	0x0000000
SPEED_PROFILES1	0x00000094	0x00000000
SPEED_PROFILES2	0x00000096	0x0000000
SPEED_PROFILES3	0x00000098	0x0000000
SPEED_PROFILES4	0x0000009A	0x000D0000
SPEED_PROFILES5	0x0000009C	0x0000000
SPEED_PROFILES6	0x0000009E	0x0000000
FAULT_CONFIG1	0x00000090	0x3EC80106
FAULT_CONFIG2	0x00000092	0x70D00888
PIN_CONFIG	0x00000A4	0x0000000
DEVICE_CONFIG1	0x000000A6	0x00101462
DEVICE_CONFIG2	0x000000A8	0x4000F00F
PERI_CONFIG1	0x000000AA	0x41C01F00
GD_CONFIG1	0x000000AC	0x1C450100



Table 8-3. Recommended Default Values (continued)

Address Name	Address	Recommended Value			
GD_CONFIG2	0x000000AE	0x00200000			
INT_ALGO_1	0x00000A0	0x2433407D			
INT_ALGO_2	0x000000A2	0x000001A7			

Once the device EEPROM is programmed with the desired configuration, device can be operated stand-alone and I²C serial interface is not required anymore. Speed can be commanded using SPEED pin.

Below are the two essential parameters that are required to spin the motor in closed loop.

- Maximum motor speed.
- 2. Current limit for torque PI loop.

8.2.1 Application Curves

8.2.1.1 Motor startup

Figure 8-2 shows the FG waveform and the phase current waveform at different motor operations.





Figure 8-2. Motor Startup - FG and Phase current

8.2.1.2 MPET

Figure 8-3 shows the phase current waveform during motor parameter measurement. Figure 8-4 shows the IPD current waveform during R, L and Ke measurement. Bottom half of Figure 8-4 shows the IPD current waveform during R and L measurement. R is measured during the rising of phase current and L is measured during the falling of phase current. After R and L measurement, motor spins in open loop. Once the speed reaches MPET open loop speed reference [MPET_OPEN_LOOP_SPEED_REF], motor is coasted. BEMF voltage of all three phases are measured and Ke is calculated.







Figure 8-3. MPET - Phase current

Figure 8-4. IPD current waveform during Rand L measurement

8.2.1.3 Dead time compensation

Figure 8-5 shows the phase current waveform when dead time compensation is disabled. Fundamental frequency of phase current is 40 Hz. Fast Fourier transform (FFT) of phase current plot shows harmonics at 160 Hz and 220 Hz. Figure 8-6 shows the phase current waveform when dead time compensation is enabled. Phase current looks more sinusoidal and the FFT of phase current plot does not have any harmonics.






Figure 8-5. Phase current and FFT - Dead time compensation disabled

Figure 8-6. Phase current and FFT - Dead time compensation enabled

8.2.1.4 Auto handoff

Figure 8-7 shows the auto handoff feature in MCF8316A where the motor transitions seamlessly from open loop to closed loop.






Figure 8-7. Auto-handoff

8.2.1.5 Motor stop – recirculation mode

Figure 8-8 shows the supply voltage and phase current waveform after stopping the motor. Recirculation mode in MCF8316A prevents the supply voltage from overshoots.




Figure 8-8. Motor stop - recirculation mode

8.2.1.6 Anti voltage surge (AVS)

When motor speed decelerates at a very high deceleration rate, mechanical energy from the motor returns to the power supply which could result in pumping up the supply voltage, VM. Figure 8-9 shows overshoot in power supply voltage when AVS is disabled. Motor decelerates from 100% duty cycle to 10% duty cycle at a deceleration rate of 70,000 Hz/sec. Figure 8-10 shows no overshoot in power supply voltage when AVS is enabled.




Figure 8-9. Power supply voltage and phase current waveform when AVS is disabled




Figure 8-10. Power supply voltage and phase current waveform when AVS is enabled



9 Power Supply Recommendations

9.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- · The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in VM voltage. When adequate bulk capacitance is used, the VM voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate bulk capacitor.




Figure 9-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

10 Layout

10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize parasitic inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Optionally, GND_BK can be split. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the $I^2 \times R_{DS(on)}$ heat that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Separate the SW_BK and FB_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB_BK trace as much as possible to allow for faster load switching.

Figure 10-1 shows a layout example for the MCF8316A. Also, for layout example, refer to MCF8316A EVM.



10.2 Layout Example




Figure 10-1. Recommended Layout Example

10.3 Thermal Considerations

The MCF8316A has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.1 Power Dissipation

The power dissipated in the output FET resistance (R_{DS(on)}) dominates power dissipation in MCF8316A.

At start-up and fault conditions, the FET current is much higher than normal operating FET current; remember to take these peak currents and their duration into consideration.

The total device power dissipation is the power dissipated in each of the three half-bridges added together along with standby power, LDO and buck regulator losses.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.

A summary of equations for calculating each loss is shown below in Table 10-1.

Table 10-1. Power Losses for MCF8316A

14.5.5 15 111	
Loss type	MCF8316A
Standby power	P _{standby} = VM x I _{VM_TA}
LDO	$P_{LDO} = (VM-V_{AVDD}) \times I_{AVDD}$, if BUCK_PS_DIS = 1b $P_{LDO} = (V_{BK}-V_{AVDD}) \times I_{AVDD}$, if BUCK_PS_DIS = 0b
FET conduction	$P_{CON} = 3 \times (I_{RMS(FOC)})^2 \times R_{ds,on(TA)}$
FET switching	$P_{SW} = 3 \times I_{PK(FOC)} \times V_{PK(FOC)} \times t_{rise/fall} \times f_{PWM}$
Diode	$P_{diode} = 3 \times I_{PK(FOC)} \times V_{diode} \times t_{dead} \times f_{PWM}$
Buck	P _{BK} = 0.11 x V _{BK} x I _{BK} (η _{BK} = 90%)



11 Device and Documentation Support

11.1 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.2 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 26-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6) MSL Peak Temp (3)		Op Temp (°C)	Device Marking (4/5)	Samples
MCF8316A1VRGFR	ACTIVE	VQFN	RGF	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MCF83 16A1V	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MCF8316A1VRGFR	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Ì	Device	Pevice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	MCF8316A1VRGFR	VQFN	RGF	40	3000	367.0	367.0	35.0	


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated