# **THS8135EVM Evaluation Module**

# **User's Guide**



Literature Number: SLEU109 January 2010



1	Functio	nal Description	6
	1.1	Description Overview	. 6
2	Board L	evel Description	. 7
	2.1	Analog Inputs and Outputs	. 7
	2.2	USB Interface and Power	. 7
	2.3	Test Points	. 8
	2.4	THS8135 Control Signals	. 8
3	Softwar	e Installation	. 9
	3.1	Uninstalling Previous Version	. 9
	3.2	THS8135EVM Software Installation	. 9
4	Hardwa	re Setup	12
	4.1	Required Equipment	12
5	Video C	Control Center (VCC) Quick Start	13
6	VCC Op	peration	15
	6.1	Starting the VCC Application Program	15
	6.2	VCC Configuration Dialog Box	15
	6.3	USB I <sup>2</sup> C System Test	15
	6.4	Main Menu	16
	6.5	System Initialization	16
	6.6	Command Files	17
	6.7	Register Editing	19
	6.8	TVP7002 Property Sheets	21
	6.9	Property Sheet Refresh	27
	6.10	Auto-Update When Activating Windows	27
	6.11	Property Page Auto Update	28
7	Trouble	shooting the THS8135EVM	29
	7.1	Troubleshooting Guide	29
	7.2	Resolving I <sup>2</sup> C Communication Problems	29
8	Schema	atics	32



# List of Figures

1	THS8135EVM Block Diagram	. 7
2	J2 Control Input Header	8
3	THS8135EVM Software Removal	. 9
4	TVP5151EVM Software Setup Wizard	10
5	Select Installation Folder	10
6	Confirm Installation	11
7	Installation Complete	11
8	Typical Hardware Setup	12
9	VCC I <sup>2</sup> C Configuration Dialog	13
10	VCC Main Screen	13
11	VCC System Initialization	14
12	VCC I <sup>2</sup> C Address Configuration	15
13	I <sup>2</sup> C System Failure	16
14	Video Control Center Main Screen	16
15	System Initialization	17
16	Register Map Editor	20
17	Generic I <sup>2</sup> C Register Map Editor	21
18	Input Mux Property Sheet	22
19	Clamp Control Property Sheet	23
20	PLL Property Sheet	24
21	Gain and Offset Property Sheet	25
22	Output Property Sheet	26
23	Status Property Sheet	27
24	USB Device Not Found	30
25	USB Invalid Response Code	30
26	USB I <sup>2</sup> C Error Addressing Slave Address 0xBA	30
27	USB I <sup>2</sup> C Error Addressing Slave Address 0xB8	31
28	Schematic – TVP7002 Graphics Input	32
29	Schematic – THS8135 Graphics Output	33
30	Schematic – Power	34
31	Schematic – USB I <sup>2</sup> C	35
32	Schematic – 3.3-V/1.8-V Level Translation	36



# List of Tables

1	Test Points	8
2	THS8135 Control Signals	8
3	Main Menu Summary	16
4	Register Map Editor Controls	20
5	Use of Property Sheet Controls	21
6	Property Sheet Button Controls	22
7	Typical Clamp Setup for RGB Graphics	23
8	THS8135EVM Troubleshooting	29



# THS8135EVM Evaluation Module

# 1 Functional Description

The THS8135EVM is a four-layer printed circuit board designed for evaluation of the THS8135 or THS8136 triple DAC. A TVP7002 video and graphics digitizer is included on THS8135EVM for digitizing analog RGB graphics inputs, providing a digital source for evaluation of the THS8135. The THS8135EVM is configured for support of RGB graphics formats. The maximum conversion rate of the EVM is 162MSPS providing support for graphics formats up to UXGA – 60 Hz. I<sup>2</sup>C communication with the EVM is provided by a host PC USB port and the Video Control Center (VCC) software tool provided with the EVM.

#### 1.1 Description Overview

The THS8135EVM is powered by both a 5-VDC universal supply and a host PC USB connection. The 5-VDC input is used to supply on-board 1.8-V and 3.3-V voltage regulators that provide power for the majority board. The 5-V USB power provides power for the USB interface and associated I<sup>2</sup>C circuitry required for TVP7002 register programming.

The TVP7002 triple ADC converts three channels of analog graphics RGB input into digital RGB data. This digital data and associated clock from the TVP7002 are sent indirectly to the THS8135 through a 3.3-V/1.8-V level translator. The HSYNC and VSYNC synchronization signals required for RGB graphics are supplied by the TVP7002, bypassing the THS8135.

Control of the THS8135EVM is provided by Video Control Center (VCC), a Windows-based application developed by Texas Instruments and provided free of charge. This application uses a USB port on the PC to provide I<sup>2</sup>C communication to the THS8135EVM. VCC provides a graphics user interface and a register level interface that can be used to program various registers in the TVP7002 Triple ADC. An initialization file is included that provides preconfigured setups for some of the more common PC graphics formats.



# 2 Board Level Description

This chapter describes the various features available on the THS8135EVM. Figure 1 shows the block diagram for the THS8135EVM.



Figure 1. THS8135EVM Block Diagram

# 2.1 Analog Inputs and Outputs

The THS8135EVM is designed to allow evaluation of the THS8135 triple DAC through use of the TVP7002 triple ADC configured for RGB graphics support. One standard DB15 graphics input connector is provided for input, and another DB15 connector is provided for output and connection to a monitor. Footprints for ferrite beads are provided on the RGB input and output signal paths, but are factory populated with  $0-\Omega$  resistors to provide maximum RGB bandwidth.

The THS8135 DACs are current-steering DACs designed to directly drive a doubly terminated 75- $\Omega$  load. One 75- $\Omega$  load resistor is present on the EVM board at each DAC output. The other 75- $\Omega$  termination is typically present in the monitor. When viewing the DAC outputs on an oscilloscope, a 75- $\Omega$  termination resistor is required at the oscilloscope input to provide the correct load and voltage level. The full-scale output current supplied by the THS8135 DACs may be adjusted by the resistor connected to the THS8135 FSADJ pin. The factory installed resistors should provide a full-scale output range near 700 mV when the THS8135EVM outputs are terminated with 75  $\Omega$ .

# 2.2 USB Interface and Power

A USB cable must be connected between the host PC and THS8135EVM. The USB interface provides the I<sup>2</sup>C communications required for programming the TVP7002 and also provides the power required for the TUSB3210 and associated USB to I<sup>2</sup>C circuitry. A 5-V power jack (J8) is also provided on the board to provide power for the rest of the board. Voltage regulators on the EVM are used to generate the 1.8-V and 3.3-V power supply levels required for the components on the board. LEDS are included on the board to indicate the presence of 5-V power and USB connectivity. The J10 jumper must be installed for proper USB operation.



#### 2.3 Test Points

The test points shown Table 1 in are provided on the THS8135EVM to assist in trouble-shooting and signal monitoring.

Test Point Designator	Function	Description
TP1	SDA	I <sup>2</sup> C data
TP2	SCL	I <sup>2</sup> C clock
TP3, TP6, TP8, TP10	GND	Ground
TP4	3.3 V	3.3-V main for the TVP7002 and THS8135
TP5	1.8 V	1.8-V main for the TVP7002 and THS8135
TP9	DCLK	Data clock from the TVP7002
J4	HS and VS	Horizontal and vertical sync signals

#### Table 1. Test Points

# 2.4 THS8135 Control Signals

The operating mode of the THS8135 is determined from the state of the logic control signals shown in Table 2. The THS8135EVM is configured for generic RGB DAC operation by default. The J2 header may be used for evaluation of the control inputs. Please refer to the THS8135 or THS8136 datasheet for more information on the control inputs.

**NOTE:** The BLANK/ and SYNC/ inputs have priority over the RGB inputs. When at logic low levels, these signals will force the DAC outputs to sync or blank levels.

Control Signal	Default	Description
BLANK/	High	Blank level insertion disabled
SYNC/	High	Sync insertion disabled
SYNC-T	High	Positive sync insertion enabled
M1	Low	M1 set for generic DAC operation
M2	Low	M2 set for generic DAC operation

Table 2. THS8135 Control Signals







#### 3 Software Installation

The following summarizes the steps for setup and operation of the THS8135EVM. If THS8135EVM software has been previously installed on the PC, you will be prompted to first uninstall the previous version.

# 3.1 Uninstalling Previous Version

If the dialog box in Figure 3 appears, select Remove THS8135EVM Software and Finsh to remove the software.

🐺 THS81 35EVM Software	
Welcome to the THS8135EVM Software Setup Wizard	
Select whether you want to repair or remove THS8135EVM Software.	
<u>Repair THS8135EVM Software</u>	
Remove THS8135EVM Software	
Cancel < Back	<u> </u>

# Figure 3. THS8135EVM Software Removal

Alternatively, the THS8135EVM software may be removed by following these steps:

- 1. Start > Control Panel > Add or Remove Programs
- 2. Wait for the list to populate.
- 3. Scroll down and click on THS8135EVM Software to highlight it.
- 4. Click the remove button.
- 5. When prompted with Are you sure you want to remove the THS8135EVM Software from your computer?, click Yes.

# 3.2 THS8135EVM Software Installation

All necessary software for the THS8135EVM is provided on the enclosed CD-ROM. Both the EVM software and the device files must be installed on the PC that will be emulating the I<sup>2</sup>C bus via the USB port. Follow these steps to install the software (see Figure 4 through Figure 7):

- 1. Insert the CD-ROM into the computer that will emulate the I<sup>2</sup>C bus via the USB port.
- 2. Run the SETUP.EXE file to install VCC and documentation.
- 3. Click Next at all prompts and finally click Finish to complete the installation process.



Figure 4. TVP5151EVM Software Setup Wizard

Select Installation Folder	
The installer will install THS8135EVM Software to the following folder.	
To install in this folder, click "Next". To install to a different folder, enter it bek	ow or click "Browse".
Folder	
c:\Program Files\Texas Instruments\THS8135EVM\	Browse
	<u>D</u> isk Cost
Install THS8135EVM Software for yourself, or for anyone who uses this co	mputer:
⊙ <u>E</u> veryone	
O Just me	

Figure 5. Select Installation Folder



Figure 6. Confirm Installation

🛱 THS8135EVM Software	
Installation Complete	
THS8135EVM Software has been successfully installed. Click "Close" to exit.	
Please use Windows Update to check for any critical updates to the .NET Framewor	k.
Cancel < Back	<u>C</u> lose

Figure 7. Installation Complete

Following installation, documentation and a shortcut to the THS8135EVM VCC application can be found in the Windows start menu at:

Start > All Programs > THS8135EVM > THS8135EVM User Guide Start > All Programs > THS8135EVM > THS8135EVM Software



#### 4 Hardware Setup

Figure 8 shows a typical THS8135EVM setup used for evaluation. An analog RGB graphics input must be provided by a graphics/video source such as a pattern generator or PC. The on-board TVP7002 triple ADC digitizes the analog input and supplies digital data to the THS8135 which converts the digital data back to analog RGB for display on a graphics monitor. The host PC USB interface is used to program the TVP7002 for various RGB graphics formats up to UXGA – 60 Hz.



Figure 8. Typical Hardware Setup

# 4.1 Required Equipment

- THS8135EVM (provided)
- Universal 5-V power supply (provided)
- USB cable (provided)
- Windows-based PC
- Two DB15 PC graphics cables (provided)
- Graphics source (multi-format video/graphics signal generator)
- Display monitor that supports PC graphics

To prepare the THS8135EVM for operation:

- 1. Connect the USB cable from the THS8135EVM to the host PC. The green USB Link LED on the board should turn on.
- 2. Connect the 5-V power supply to the dc jack on the THS8135EVM board. The green power LED on the board should turn on.
- 3. Connect a graphics source to the DB15 input connector.
- 4. Connect a graphics monitor to the DB15 output connector.



# 5 Video Control Center (VCC) Quick Start

After THS8135EVM software installation (see Section 3) and hardware setup (see Section 4) are complete, follow these steps to bring up the THS8135EVM:

 Following execution of VCC, the VCC Configuration screen appears (see Figure 9). This dialog box configures the I<sup>2</sup>C bus. Next to TVP7000, select the TVP7002 and ensure the I<sup>2</sup>C slave address is set to B8h

VCC Configuration									
-	Texas Instruments								
I2C System Configuration									
DEVICE FAMILY	SPECIFIC DEVICE	I2C SLAVE ADDR							
VID_DEC (Analog Video Decoder)	NOT USED 👤	🖲 B8h 🔿 BAh							
VID_ENC (Analog Video Encoder)	NOT USED 💌	⊙ 54h ⊂ 56h							
TVP7000 (Video/Graphics Digitizer)	TVP7002 -	🖲 B8h 🔿 BAh							
THS8200 (HDTV/SDTV/RGB DAC)	NOT USED	€ 40h € 42h							
	0K 5.30	1							
	UK <u>Exit Program</u>								

Figure 9. VCC I<sup>2</sup>C Configuration Dialog

- 2. Ensure that all other boxes are set to Not Used.
- If there are no I<sup>2</sup>C communication issues, then the Main Screen window displays (see Figure 10). If I<sup>2</sup>C or USB communication issues are reported, see Section 7.2 for possible solutions.

🛧 v	ideo	Contr	ol Cente	r		
Eile	Edit	Tools	Window	Help		
Read	y				USB connected	

# Figure 10. VCC Main Screen

- Load the provided Initialize.CMD file into VCC by clicking on Tools -> System Initialization. The System Initialization window opens (see Figure 11). The default directory is C:\Program Files\Texas Instruments\THS8135EVM\Initialization.
- Click the desired "TVP7002\_..." dataset in the window and then click the Program Device button to initialize the TVP7002 on the THS8135EVM.



#### Video Control Center (VCC) Quick Start

www.ti.com





6. With a graphics source provided at the DB15 graphics input connector and with the proper resolution configured, graphics should now be viewable on the display monitor.



# 6 VCC Operation

The following sections describe how to use VCC in depth. It discusses various features and screens which the user may encounter while evaluating the THS8135EVM.

# 6.1 Starting the VCC Application Program

VCC may be started by clicking on Start > All Programs > THS8135EVM > THS8135EVM Software.

#### 6.2 VCC Configuration Dialog Box

Each time the THS8135EVM Software is started, the VCC Configuration dialog box opens, as shown in Figure 12. This is pre-configured to specify one TVP7002 device on the I<sup>2</sup>C bus at slave address 0xB8. Click OK to begin I<sup>2</sup>C communication.

VCC Configuration		
4	Texas Instruments	
12C System Configuration		
DEVICE FAMILY	SPECIFIC DEVICE	I2C SLAVE ADDR
VID_DEC	NOT USED	⊙ B8h ⊂ BAh
(Analog Video Decoder)		
VID_ENC (Analog Video Encoder)	NOT USED 💌	€ 54h € 56h
TVP7000 (Video/Graphics Digitizer)	TVP7002	🖲 B8h 🔿 BAh
THS8200 (HDTV/SDTV/RGB DAC)	NOT USED 💌	⊙ 40h ⊙ 42h
	OK <u>E</u> xit Program	

Figure 12. VCC I<sup>2</sup>C Address Configuration

# 6.3 USB <sup>f</sup>C System Test

If a message occurs indicating that the USB device was not found (see Figure 13), disconnect the USB cable, wait three seconds, reconnect the USB cable, and click Continue. If USB or I<sup>2</sup>C communication issues persist, see Section 7.2 for possible solutions.

VCC Operation



Figure 13. I<sup>2</sup>C System Failure

# 6.4 Main Menu

If USB and I<sup>2</sup>C communications are working properly, the main menu is displayed (see Figure 14). The menus, which are used to operate VCC, are File, Edit, Tools, Window, and Help. The File menu's only function is Exit, which terminates the program. Table 3 summarizes the main menu contents.

🛧 V	ideo	Contr	ol Cente			
Eile	Edit	Tools	Window	Help		
Read	y				USB connected	

Figure 14. Video Control Center Main Screen

Menu	Contents
File	Exit
Edit	Register Map TVP7002 (0xB8) Generic I <sup>2</sup> C Editor
	Property Sheets TVP7002 (0xB8)
Tools	System Initialization
	Real-time Polling (not supported on the THS8135EVM platform)
	USB/LPT/I <sup>2</sup> C Options I <sup>2</sup> C Bit Rate (100KHz or 400KHz)
Window	Allows selection of the active window. Multiple windows can be open at the same time.
Help	About VCC

#### Table 3. Main Menu Summary

#### 6.5 System Initialization

Clicking System Initialization in the Tools menu displays the dialog box shown in Figure 15. This dialog box provides the means for initializing the TVP7002 Triple ADC for a particular graphics mode. The details of the initialization are contained in the command file (with a CMD file extension).

The command file is loaded using the Browse... button. Once the command file is opened, a text list displays descriptions of the individual data sets contained within the command file.

Click once on the desired data set description to select it. Click the Program Device(s) Using Selected Dataset button to run the selected data set, which loads the TVP7002 via the l<sup>2</sup>C bus. When the device initialization has completed, the status indicator reads Ready.

**NOTE:** If Ready does not display, then the TVP7002 is not initialized and the I<sup>2</sup>C bus is not communicating. See Section 7 for possible solutions.



Click the Close button to close the dialog box.



Figure 15. System Initialization

# 6.6 Command Files

The command file is a text file that can be generated using any common editor; however, it must be saved as plain text. Command files are especially useful for quickly switching between the various system configurations. These .CMD files are unrelated to the typical Windows .CMD files.

A default command file containing some of the more popular graphics formats is included on the CD-ROM. This command file is located at:

C:\Program Files\Texas Instruments\THS8135EVM\Initialization\THS8135EVM.cmd

A command file can contain up to 250 data sets. A data set is a set of register settings to initialize the TVP7002 Triple ADC for a particular graphics mode. Each data set includes a description that is displayed in one row of the dataset descriptions list. The register settings may be located in the command file itself and/or may be stored in separate include file(s) (with an .INC file extension) and be included into the command file using the INCLUDE statement.



VCC Operation

#### 6.6.1 Example Command File

```
The following is an example of one data set within a command file.
BEGIN DATASET
                                             // Dataset 1
DATASET_NAME, "TVP7002 1024x768x60Hz -48.4 khz - 65MHz (DMT1060) HS/VSin -/-"
WR_REG,TVP7000,0x01,0x01,0x54 // PLL DIVMSB 1344 pix/line
WR_REG, TVP7000, 0x01, 0x02, 0x00 // PLL DIVLSB
WR_REG, TVP7000, 0x01, 0x03, 0x58 // PLL CONTROL
WR_REG,TVP7000,0x01,0x04,0x80 // PHASE SEL(5) CKDI CKDI DIV2
WR_REG, TVP7000, 0x01, 0x05, 0x06 // CLAMP START
WR_REG, TVP7000, 0x01, 0x06, 0x10 // CLAMP WIDTH
WR_REG, TVP7000, 0x01, 0x07, 0x60 // HSYNC OUTPUT WIDTH - 96
WR_REG,TVP7000,0x01,0x08,0x3C // Blue Fine Gain
WR_REG,TVP7000,0x01,0x09,0x3C // Green Fine Gain
WR_REG, TVP7000, 0x01, 0x0A, 0x3C // Red Fine Gain
WR_REG, TVP7000, 0x01, 0x0E, 0x24 // SYNC CONTROL
                                                   HSout+ VSout+
WR_REG,TVP7000,0x01,0x0F,0x2E // PLL and CLAMP CONTROL bit0 (0= HSPO by chip)
WR_REG,TVP7000,0x01,0x10,0x58 // SOG Threshold-(RGB Clamp)
WR_REG,TVP7000,0x01,0x11,0x40 // Sync Separator Threshold
WR_REG, TVP7000, 0x01, 0x12, 0x01 // PRE_COAST
WR_REG, TVP7000, 0x01, 0x13, 0x00 // POST_COAST
WR_REG, TVP7000, 0x01, 0x15, 0x04 // Output Formatter
WR_REG, TVP7000, 0x01, 0x17, 0x00 // MISC Control 2 FID out, Enable Outputs
WR_REG, TVP7000, 0x01, 0x18, 0x01 // Clock polarity
WR_REG,TVP7000,0x01,0x19,0xAA // INPUT MUX SELECT, RGB CH3 selected
WR_REG,TVP7000,0x01,0x1A,0xCA // INPUT MUX SELECT, HSYNC_A and VSYNC_A selected
WR_REG, TVP7000, 0x01, 0x21, 0x15 // HSOUT START
WR_REG, TVP7000, 0x01, 0x22, 0x00 //
WR REG, TVP7000, 0x01, 0x26, 0x80 // ALC RED and GREEN LSB
WR_REG, TVP7000, 0x01, 0x28, 0x53 // AL FILTER Control
WR_REG,TVP7000,0x01,0x2A,0x87 // Enable FINE CLAMP CONTROL
WR_REG, TVP7000, 0x01, 0x2B, 0x00 // POWER CONTROL-SOG ON
WR_REG, TVP7000, 0x01, 0x2C, 0x50 // ADC Setup
WR_REG, TVP7000, 0x01, 0x31, 0x18 // ALC PLACEMENT
WR_REG, TVP7000, 0x01, 0x35, 0x00 // VSout Align
WR_REG,TVP7000,0x01,0x36,0x02 // VSync Bypass
WR_REG,TVP7000,0x01,0x3D,0x06 // Line Length Tolerance (Pixel Tolerance)
WR_REG,TVP7000,0x01,0x40,0x32 // AVID Start 306 (296+10)
WR_REG, TVP7000, 0x01, 0x41, 0x01 // AVID Start
WR_REG,TVP7000,0x01,0x42,0x32 // AVID Stop 1330 ((306 +1024 )
WR_REG, TVP7000, 0x01, 0x43, 0x05 // AVID Stop
WR_REG, TVP7000, 0x01, 0x44, 0x03 // VBLK F0 Offset (3)
WR_REG,TVP7000,0x01,0x45,0x03 // VBLK F1 Offset
WR_REG, TVP7000, 0x01, 0x46, 0x26 // VBLK F0 Duration 38 lines
WR_REG, TVP7000, 0x01, 0x47, 0x26 // VBLK F1 Duration
```

END\_DATASET

#### 6.6.2 Command File Syntax

- The comment indicator is the double-slash //.
- The command file is not case-sensitive and ignores all white-space characters.
- All numbers can be entered as hexadecimal (beginning with 0x) or as decimal.
- Every data set in a command file begins with BEGIN\_DATASET and ends with END\_DATASET. The maximum number of datasets is 250.
- The dataset text description is entered between double quotes using the DATASET\_NAME command. The enclosed text can be up to 128 characters in length. This text appears in the System Initialization dialog box when the command file is opened.

 The INCLUDE command inserts the contents of an include file (with an .INC file extension) in-line in place of the INCLUDE command. Therefore, the include file must not contain the BEGIN\_DATASET, END\_DATASET, and DATASET\_NAME commands.

NOTE: All included files must be located in the same directory as the command (CMD) file.

• The write-to-register command is written as:

```
WR_REG, <Literal slave address>, <Number of data bytes (N)>, <subaddress>,
<Datal>,..., <DataN>
```

 The valid device family mnemonics for the THS8135EVM is TVP7000 for the TVP7002 VCC translates the device family mnemonic to the slave address that was selected in the VCC Configuration window at program startup. This eliminates having to edit command files if the alternate slave address must be used.

If the literal slave address method is used, then the slave address entered is used directly.

• A delay may be inserted between commands using the WAIT command, which is written as follows:

WAIT,<# milliseconds>

#### 6.6.3 Adding a Custom Data Set to a CMD File

To create a custom dataset, program the EVM via the system initialization tool using the factory-supplied command file. Through the property sheets tool or I<sup>2</sup>C Register Map Editor, you can then customize the device register settings to suit your needs and save the settings as a new dataset. To save your custom settings:

- 1. Open the System Initialization dialog box via the Tools menu.
- 2. Click the Append Current Device Settings to Command File button. A dialog box requesting a description of the new data set appears.
- 3. Optionally, click the drop-down box and select one of the existing descriptions.
- 4. Modify the description text or type your own description.
- 5. Click OK. All non-default register values from the TVP7002 are appended to the current command file as an additional data set.

Now, you can select your custom data set and send it with a press of the Program... button.

# 6.7 Register Editing

The following sections describe the three available modes of register editing: Register Map Editor, Generic I<sup>2</sup>C Register Editor, and TVP7002 Property Sheets. Each of these functions can be selected from the Edit menu.

#### 6.7.1 Register Map Editor

The register map editor (see Figure 16) allows the display and editing of the entire register space of the device within a simple scrolling text box. To open this window, click Edit Register Map in the Edit menu and click on the device type to edit. If the intended device type is not shown, then use the Windows menu to activate the existing window.



T	VP 700 2	(0xB8	) Regis	ter Map		
	Address 00 01 02 03	Data 02 67 20 A0	R/W R R/W R/W R/W	Name     Mask       CHIP REVISION     0xFF       H-PLL FEEDBACK DIVIDER MSB     0xFF       H-PLL FEEDBACK DIVIDER LSB     0xF0       H-PLL CONTROL     0xF8	Default 0x67 0x20 0xA8	
	04 05 06 07 08	80 32 20 60 3C	R/W R/W R/W R/W R/W	H-PLL PHASE SELECT         0xF9           CLAMP START         0xFF           CLAMP WIDTH         0xFF           HSOUT OUTPUT WIDTH         0xFF           BLU FINE GAIN         0xFF	0x80 0x32 0x20 0x20 0x20 0x00	
		NC	)TE 1: Ai	Address not shown in the list can be accessed by typing the address and then clicking Read of Address Address Write Loop Count Applies to Write, Read and Read All. (1 - 999) Data 20 - Read All Enable AND FF Show	or Write.	Radix lec C lex • <u>C</u> lose

# Figure 16. Register Map Editor

# Table 4. Register Map Editor Controls

Control	Definition
Register Window	Scrolling text box that displays the address and data for the I <sup>2</sup> C registers that are defined for the device.
	This contains the I <sup>2</sup> C subaddress that will be accessed using the Write and Read buttons. Clicking on a row selects an address, which then appears in the address edit box.
Addross Edit Dov	NOTE: After clicking on a row, the Data Edit Box contains the data that was in the register window. This data may not correspond to the actual data in the device (until Read or Read All is clicked).
Address Edit Box	The address up/down arrows are used to jump to the next/previous sub–address that is defined for the device.
	NOTE: If an address is not defined for the device, it can still be accessed by typing the sub–address in the Address Edit Box.
Doto Edit Box	This contains the data which will be written to or read from the I <sup>2</sup> C subaddress.
	The data up/down arrows increases / decreases the data value by 1.
Minita Duttan	Writes the byte in the Data Edit box to the address in the Address Edit box.
while Bullon	The I <sup>2</sup> C register is written to whether or not the data is different from the last time the register was read.
Read Button	Reads the data from the address in the Address Edit box into the Data Edit box and the register window.
Read All Button	Reads all defined readable registers from the device and updates the register window.
Hex Button	Converts all values in the register window and address and data edit boxes to hexadecimal.
Dec Button	Converts all values in the register window and address and data edit boxes to decimal.
	Closes the dialog.
Close Button	NOTE: Multiple edit register map windows can be open at the same time (one for each device). Use the Window menu to navigate.
Loop Count	Causes subsequent write or read operations to be performed N times. N is entered as a decimal number from 1 to 999.



#### 6.7.2 Generic I<sup>2</sup>C Register Editor

The Generic I<sup>2</sup>C Register Editor (see Figure 17) allows the display and editing of any device on the I<sup>2</sup>C bus. This editor works like the Register Map Editor, except that the I<sup>2</sup>C slave address must be entered and the Read All button is disabled.

To open this window, click on Edit Register Map in the Edit menu and then click on Generic I<sup>2</sup>C.

The Generic I<sup>2</sup>C Register Editor may be useful when connecting other devices to the I<sup>2</sup>C bus on the THS8135EVM but is not required for typical operation of the THS8135EVM.

G	eneric li	2C (0x	FC) Re	gister Map						
	Address 00 01 02 03 04 05 06 07 08	Data 00 00 04 - - - - -	R/W R/W R/W R/W R/W R/W R/W R/W R/W	Name				Mask 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xF	Default 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x	
	I2C Slave Address 40 Log R V Multib Use R	ead Dat yte I2C F lepeated	a Read IStart	Read Length Address 1 02 (1 - 256) Data 04	<u>W</u> rite []	Loop Count 1 (1 - 999) Histogram on Loop Enable Al	Loop Co Applies to N Read and R Count Reads (o ND FF ask FF	unt Write, ead All. or Read A <u>S</u> how	lls)	Radix ec C lex © Close

Figure 17. Generic I<sup>2</sup>C Register Map Editor

# 6.8 TVP7002 Property Sheets

The property sheets represent the TVP7002 register data in a user-friendly format. The data is organized by function, with each function having its own page and being selectable via tabs at the top.

To open this, click Edit Property Sheets in the Edit menu and select the device type to edit.

When the property sheet function is started or whenever you tab to a different page, all readable registers in the device are read from hardware to initialize the dialog pages. Values on the page are changed by manipulating the various dialog controls as described in Table 5.

There are OK, Cancel, and Apply buttons at the bottom of each property page (see Table 6).

Dialog Control	What Do I Do With It?	When is Hardware Updated?		
Read-Only Edit Box	Read status information	N/A		
Check Box	Toggle a single bit	After Apply		
Drop-Down List	Select from a text list	After Apply		
Edit Box	Type a number	After Apply		
Edit Pox with Up/Down orrows	Les un/down arrows or two a number	Up/Down Arrows: Immediately		
Edit Box with Op/Down arrows	Ose up/down arrows of type a number	Type a number: After Apply		
Slider	Slide a lever	Immediately		
Pushbutton	Initiate an action	Immediately		

#### Table 5. Use of Property Sheet Controls

Table 6.	Property	Sheet	<b>Button</b>	Controls
----------	----------	-------	---------------	----------

Button Control	Definition
ок	Writes to all writeable registers whose data has changed. A register is flagged as changed if the value to be written is different from the value last read from that address.
	Closes the dialog.
	Causes all changes made to the property page since the last Apply to be discarded. Changes made to dialog controls with "immediate hardware update" are not discarded, since they have already been changed in hardware.
Cancel	Does not write to hardware.
	Closes the dialog.
Apply	Writes to all writeable registers whose data has changed. A register is flagged as changed if the value to be written is different from the value last read from that address.

#### 6.8.1 Input Mux Property Sheet

The Input Mux property sheet (see Figure 18) provides controls for configuring the input connections and sync options. Auto detect is recommended for the THS8135EVM HSYNC/VSYNC selection and HSYNC input polarity. The TVP7002 automatically determines the presence of the discrete HSYNC/VSYNC inputs. The VGA connector MUX selection must be selected for proper THS8135EVM operation. The SOG and sync separator controls are not applicable to RGB with separate syncs.

TVP 7002 (0xB8) Property Sheets						
Input Mux Clamp Control H-PLL	Gain and Offset Outpu	ut   Status				
Input Sel RGB: RGB_3, HSYNC_A, VSYN HSYNC Selection HSYNC SOG Auto Detect	ection NC_A, SOGIN_3 (VGA C ISYNC Input Polarity C Active Low C Active High C Auto Detect	VSYNC Selection VSYNC Sync Sep Auto Detect				
SOG Threshold 11 + (0 - 31)	OG Low Pass Filter C 2.5 MHz C 10 MHz C 33 MHz Ø Bypass LPF	Sync Separator Threshold 64 - (0 · 255)				
Read All						
	ОК	Cancel	Apply			

Figure 18. Input Mux Property Sheet



#### 6.8.2 Clamp Control Property Sheet

The analog RGB inputs on the THS8135EVM are AC-coupled and require the TVP7002 internal clamp circuit to restore the proper DC levels. The position of the internal fine clamp pulse is relative to HSYNC trailing or leading edge depending on the Clamp REF bit setting in I<sup>2</sup>C register 15h. In most cases, the trailing edge of HSYNC will be used to ensure clamping during black level when sync on green is present.

The fine clamp must be enabled in I<sup>2</sup>C Register 2Ah and correctly positioned during the horizontal blanking interval. The recommended settings for PC graphics in Table 7 may be used for all RGB graphics formats. Bottom level clamping must be used for RGB graphics. The initialization file included with the THS8135EVM automatically sets the clamp settings appropriately for RGB graphics inputs when the TVP7002 is programmed with one of the datasets.

IVP 7002 (0xB8) Property St	neets   Gain and Offset   Output   Statu:	8	
Course Clamp Enables R/Pr G/Y B/Pb	☑ Fine Clamp Enable	Clamping Level R/Pr Bottom G/Y Bottom B/Pb Bottom	Clamp Low Pass Filter 0.5 MHz 1.7 MHz 4.8 MHz Reserved
Clamp Source Internal	Clamp Polarity C Active High Active Low	Clamp Pulse Placement wrt HSYNC Trailing Edge HSYNC Leading Edge	Clamp Start 6 * (0 - 255 pixels) Clamp Width 16 * (0 - 255 pixels) Read All
	ок	Cancel Apply	

Figure 19. Clamp Control Property Sheet

Table 7.	Typical	Clamp	Setup	for	RGB	Graphics
10010 11			00.00			e. apee

I <sup>2</sup> C Address	Setting	Description
05h	06h	Clamp start
06h	10h	Clamp width
0Fh	0Eh	Internal Clamp enabled
10h	80h	Bottom level clamping for RGB
15h	00h	Clamp pulse relative to HSYNC trailing edge
2Ah	07h	Enable fine clamps
2Dh	00h	Coarse Clamp disabled

#### 6.8.3 H-PLL Property Sheet

A PLL setup calculator is integrated into the H-PLL property sheet (see Figure 20). The H-PLL Feedback Divider, VCO range, and Charge Pump settings can be automatically calculated by entering the HSYNC and Pixel frequencies and pressing the Calculate button. The new settings are not written to the TVP7002 until the Program button is pressed.

The feedback divider is typically set to the total number of pixels per line and used with a Post Divider of 1. The initialization file included with the THS8135EVM will automatically set up the PLL appropriately for the RGB graphics formats included.

TVP7002 (0xB8) Property Sheets						
Input Mux Clamp Control H-PLL	Gain and Offset Out	put   Status				
Current Status Frame Rate 60.034 (Hz) Horiz Freq 48.387 (KHz) Pixel Freq 65.032 (MHz)	Frequency Entry HSYNC Freq 0.000 KHz (1.0 - 255.0) Pixel Freq 0.000 MHz (1.0 - 165.0)	Preferred Post Divider	Calculated Settings Feedback Divider 1 (0 - 4095) Post Divider 1 VCO Range Ultra low Charge Pump Current 0 (Smallest)	Program >>	Current Register Settings Feedback Divider 1344 - (0 - 4095) Post Divider 1 - VCO Range Low - Charge Pump Current 3 -	
ADC Clock Phase Control 0 180 360 Swe ' ' ' 180 NOTES: 1. Click ">>" button to use measu 2. Type Pixel Freq (or click ">>" to 3. Click Calculate to generate HPI 4. Click Program to program the HI	red HSYNC Freq (or type o use current status). L settings. PLL registers.	urce Coast Po	larity Coast Timir ive Low Pre-Coast ive High o Detect (0-255)	ng (HSYNCs) Post-Coast 0 + (0-255)	Auto-Update Read All Enabled	
	0K	Car	Apply			

Figure 20. PLL Property Sheet

The Frame Rate, Horiz Freq, and Pixel Freq information reported in the Current Status frame are calculated values based on the current H-PLL Feedback Divider and the Lines/Frame and Clocks/Line Status read form the TVP7002. The precision of these calculated values will depend on whether the internal reference clock or the 27-MHz external reference clock is selected (see Status Property Sheet). Current settings and status can be read at any time by pressing the Read All button. All read-only status is continuously updated provided that the TVP7002 Property Sheet is the active window and the Auto-Update button has not been set to Disabled.

An internally-generated coast signal can be used to put the PLL in coast or free-run mode to avoid disruptions in HSYNC during vertical blanking. When the internal coast is in use, the pre-coast and post-coast settings specify the coast interval range relative to the internally-detected VSYNC. Pre-coast specifies the number of lines before detecting VSYNC, and post-coast specifies the number of lines after VSYNC that are used for the coast interval. Coast operation is not applicable to RGB graphics with separate syncs.

The ADC Clock Phase control is used to adjusting sampling phase of the ADC clock relative to HSYNC and the RGB graphics input. This must be adjusted to align the sample clock with the RGB pixel input.



#### 6.8.4 Gain and Offset Property Sheet

The Gain and Offset property sheet (see Figure 21) provides controls for both analog and digital gain/offset adjustment. The coarse gain and offset are analog in nature and are applied prior to the ADCs. Fine gain, fine offset, and automatic level correction (ALC) are applied in the digital domain after the ADCs. Coarse gain provides an analog gain range of 0.5 to 2.0, while Fine gain provides a digital gain range of 1 to 2.

Input Mux       Clamp Control       H-PLL       Gain and Offset       Output       Status         Coarse (Analog) Gain       0       5       10       15       Default       0       128       255       Default       Enabled         ALC Placement       90       0       0       255)       0       0       255)       0       ALC Flacement       90       0       0       255)       0       ALC Flacement       90       0       0       255)       ALC Fliter Coefficients       Horizontal       1/8       Vertical       1/1024       Vertical	TVP7002 (0xB8) Property Sheets		
Coarse (Analog) Gain       Image: Coarse (Analog) Gain       Image: Coarse (Analog) Offset       I	Input Mux Clamp Control H-PLL Gain and Offset	Output   Status	
Coarse (Analog) Offset       -31       0       31       Default       -512       0       511       Default       Horizontal         R       16       16       0       0       0       Vertical       1/8       Vertical         B       16       0       0       0       0       R       0       Vertical       1/1024       Vertical         Lock red and blue sliders to green slider       Read All       Read All       Read All	Coarse (Analog) Gain 0 5 10 15 Default R G B Coarse (Analog) Gain 7 7 7 7 7 7 7 7	Fine (Digital) Gain           0         128         255         Default           R	Automatic Level Control (ALC) Enabled ALC Placement 90 ÷ (0 - 255)
Lock red and blue sliders to green slider	Coarse (Analog) Offset -31 0 31 Default R 16 G 16 B 16 B 16	Fine (Digital) Offset           -512         0         511         Default           R	ALC Filter Coefficients Horizontal 1/8 Vertical 1/1024

Figure 21. Gain and Offset Property Sheet

Stable output offset levels are maintained by use of the ALC feedback level control in the TVP7002. Two sets of filter coefficients are available that define the level of filtering applied on each line (horizontal) and the amount of feedback correction that is applied per line update (vertical). The horizontal coefficient (I<sup>2</sup>C register 28h, NSH[2:0]) specifies the number of pixels that are used in the horizontal filter. The ALC filter must be applied during the horizontal blank interval following the clamp pulse, so it must be correctly positioned using the ALC placement register (register 31h). The amount of horizontal filtering that can be used will depend on the ALC placement and the horizontal blanking interval of the input video format.

The vertical coefficient (I<sup>2</sup>C register 28h, NSV[3:0]) specifies the amount of feedback error correction derived from the horizontal filter that is applied to each line update. The NSV coefficient can range from 1 (maximum error applied) to 1/1024 (minimum error applied). The TVP7002 default filter coefficients should be adequate for most applications.

In the ALC operating mode, the fine offset registers are used to position the final digital output levels. To prevent bottom level clipping at the ADCs, a coarse offset setting of 16 (10h) is recommended. Any clipping that occurs at the ADC input cannot be recovered by the ALC. The initialization file included with the THS8135EVM will automatically set up the ALC appropriately for the RGB graphics support.



#### 6.8.5 Output Property Sheet

The Output property sheet (see Figure 22) provides various controls for enabling outputs, selecting the output format, setting HSOUT polarity/position/width, and specifying embedded sync or Data Enable (DE) output timing. At power-up, the RGB data, DATACLK, and syncs will be in a high impedance state until enabled in I<sup>2</sup>C register 17h or until programming the TVP7002 with one of the datasets included in the initialization file. The DATACLK output polarity is selectable in I<sup>2</sup>C register 18h.

Input Mux Clamp Control H-PLL Gain and Offset Output Status Enables Power Down RGB_DATACLK_HSOUT_VSOUT_FIDOUT BGB_DATACLK_HSOUT_VSOUT_FIDOUT Control H-PLL Gain and Offset Output Status Output Format Control H-PLL Gain and Offset Output Status Output Format Control H-PLL Gain and Offset Output Status Control H-PLL Gain And Of
Enables Output Format Output Order HSOUT Polarity Power Down  G 4:4:4  G Cr, Cb Active High
SDG Output     VSOUT Polarity       Color-Space Conversion     Active Low       Embedded Sync Insertion     Output Code Range       Output Code Range     Clock Out Digital Data       RGB coding range (Y, Cb, Cr: 0 to 1023)     On DATACLK falling edge
HSOUT Start       AVID Start       VBLK Offset (F0)       VBLK Length (F0)       F-Bit Start (F0)         53       327       6       30       6       30       6       0       6         (0 - 255 pixels)       (0 - 8191 pixels)       (0 - 255 lines)       (0 - 255 lines)       (128 to 127 lines)         HSOUT Width       AVID Stop       VBLK Offset (F1)       VBLK Length (F1)       F-Bit Start (F1)         40       40       1611       6       0       0       10         (0 - 255 pixels)       (0 - 8191 pixels)       (0 - 255 lines)       (0 - 255 lines)       (128 to 127 lines)
Read All

Figure 22. Output Property Sheet

Graphics monitors use sync polarities and widths for format detection, so it is imperative that the output syncs are programmed correctly for the graphics format being used. Horizontal alignment may be adjusted with HSOUT Start control.

The TVP7002 provides support for a 30-bit 4:4:4 or a 20-bit 4:2:2 output format. The THS8135EVM provides support for the 30-bit 4:4:4 output format only. Embedded syncs are not supported by the THS8135EVM.

The TVP7002 color space converter included in the TVP7002 is not required for displaying RGB graphics formats with the THS8135EVM.

**NOTE:** Data Enable (DE) output support is provided through use of the TVP7002 multi-function FIDOUT pin (#22). See the TVP7002 I<sup>2</sup>C register 17h for more information. This DE signal can be connected to the THS8135 Blank input if desired. The DE position and duration can be adjusted by the AVID Start and Stop settings and the VBLK Offset and Length settings.



# 6.8.6 Status Property Sheet

The Status Property Sheet (see Figure 23) reports input sync status from the TVP7002 I<sup>2</sup>C register 14h and additional input format information from I<sup>2</sup>C registers 37h to 39h. Lines per Frame and REFCLKs per Line are read directly from the I<sup>2</sup>C registers, while the Calculated Status is calculated from these measured values and the current H-PLL feedback divider.

TVP 7002 (0xB8) Property Sheets				
Input Mux Clamp Control H-PLL	Gain and Offset Output	Status		
HSYNC Input Status DETECTED ACTIVE LOW FROM HSYNC SOG Input Status NOT DETECTED	VSYNC Input Status DETECTED ACTIVE LOW FROM VSYNC COAST Input Status ACTIVE HIGH	Pixels per Line 1344 (Current H-PLL Setting) REFCLK Freq 27.000 (MHz) ▼ External REFCLK	Measured Values Lines per Frame 806 REFCLKs per Line 558 HSYNC Width 56 (REFCLKs)	Calculated Status Frame Rate 60.034 (Hz) Horiz Freq 48.387 (KHz) Pixel Freq 65.032 (MHz)
Chip Revision       02     Read All     VSYNC Width       6     (Lines)     Auto-Update       02     Progressive     Enabled				
OK Cancel Apply				

Figure 23. Status Property Sheet

The THS8135EVM is shipped with an on-board 27-MHz REFCLK that is used by the TVP7002 for REFCLKS per Line and HSYNC Width detection. HSYNC width and REFCLKs per Line are reported in 27-MHz REFCLK cycles. External REFCLK must remain checked to provide status read-back based on the external 27-MHz REFCLK.

# 6.9 Property Sheet Refresh

The property sheets are designed so that the data displayed is always current. The following actions cause the entire register map to be read from the device and update the property sheets:

- Property sheets are initially opened
- When tabbing from one page to another
- When Read All is clicked
- When making the Property Sheets window the active window (by clicking on it)
- When making a Register Map Editor window the active window (by clicking on it)

# 6.10 Auto-Update When Activating Windows

When you open both the property sheets and the register map editor at the same time, changes made to the property sheets (and applied) are updated in the register map window as soon as the register map window is clicked on. It also works the other way; changes made in the register map editor are updated in the property sheets as soon as the property sheets window is clicked on.



# 6.11 Property Page Auto Update

When the TVP7002 H-PLL property sheet or Status property sheet are showing and the property sheets window is the active window and the Auto Update button on that page is enabled (default), the TVP7002 register map is read continuously and the status controls on that page are continuously updated.



# 7 Troubleshooting the THS8135EVM

This chapter discusses ways to troubleshoot the THS8135EVM.

# 7.1 Troubleshooting Guide

If you are experiencing problems with the THS8135EVM hardware or the VCC software, see Table 8 for available solutions.

Symptom	Cause	Solution	
	Bad cable	Check cables with direct connection to the monitor.	
Blank screen	THS8135EVM not correctly programmed	Ensure that the input format precisely matches the VCC dataset used.	
	Sync/ or Blank control signals are at logic low level	Check levels at J2 header.	
Line noise present with high-frequency vertical line input pattern	TVP7002 H-PLL phase setting is not set correctly for the input source	Adjust TVP7002 H-PLL phase setting.	
Display shifted herizoptally	TVP7002 HSOUT polarity set wrong	Change HSOUT polarity setting.	
Display shined honzontally	TVP7002 HSOUT Start setting	Adjust HSOUT start setting.	
	Clamp or ALC not set correctly	Reposition Clamp or ALC. Reduce ALC horizontal filter coefficient.	
Disture too derk	Monitor clamping during active RGB	Adjust HSOUT position or polarity.	
Picture too dark	TVP7002 gain setting too low	Adjust gain.	
	THS8135EVM not correctly programmed	Ensure that the input format precisely matches the VCC dataset used.	
	Gain not set the same for all channels	Check TVP7002 gain settings.	
Colors incorrect	Incorrect clamp setting	Use TVP7002 bottom level clamping for all channels.	
Monitor does not detect the right format	The THS8135EVM is not programmed to match the graphics input format	Ensure that the input format precisely matches the VCC dataset used.	
Missing color	Bad cable.	Check cables with direct connection the monitor.	
	Damaged RGB input or output PCB trace	Check continuity of traces to the VGA connectors.	
Edges of text appear noisy	TVP7002 H-PLL phase setting is not set correctly for the input source	Adjust TVP7002 H-PLL phase setting.	
	TVP7002 H-PLL pixel clock is not set properly for the input format	Ensure that the input format precisely matches the VCC dataset used.	
Vertical banding artifacts	TVP7002 PLL phase setting is not set correctly for the input source	Adjust TVP7002 H-PLL PLL phase setting.	
	Monitor scaling artifacts		
DAC outputs too high and distorted when viewed with an oscilloscope.	DAC outputs improperly terminated	Terminate with 75 $\Omega$ at the oscilloscope input.	

#### Table 8. THS8135EVM Troubleshooting

# 7.2 Resolving <sup>f</sup>C Communication Problems

If the dialog box shown in Figure 24 appears, check the USB connection and USB Link LED on the THS8135EVM. The USB Link LED is lit if a valid USB link is established. If the USB cable is connected, but the USB Link LED is not lit, disconnect the USB cable, wait three seconds, and then reconnect. Press the Continue button after the USB link is established.



Figure 24. USB Device Not Found

If the dialog box shown in Figure 25 appears, exit the THS8135EVM Software, power-cycle the THS8135EVM and restart the THS8135EVM Software. This condition can occur if the EVM is powered off while I<sup>2</sup>C activity is running continuously via USB.

VCC		
USB: Invalid response code receive	d from device.	
Do not display this message		E⊻it Program

Figure 25. USB Invalid Response Code

If an I<sup>2</sup>C acknowledge error occurs, a dialog box like Figure 26 appears. This dialog box reports that an I<sup>2</sup>C read from the TVP7002 failed, using slave address 0xBA, sub-address 0x00.

If this dialog box appears, click on Exit Program. Restart VCC and ensure that the TVP7002 I<sup>2</sup>C sub-address is set to the correct address. The hardware default I<sup>2</sup>C slave address for the TVP7002 is 0xB8.



Figure 26. USB I<sup>2</sup>C Error Addressing Slave Address 0xBA

If a dialog box indicating that failure occured using I<sup>2</sup>C slave address 0xB8 appears (see Figure 27), click on Exit Program. Restart VCC and ensure that the 5-V power supply is connected. Both the 5-V LED and the USB Link LED must be lit for proper operation.





Figure 27. USB I<sup>2</sup>C Error Addressing Slave Address 0xB8



Figure 28. Schematic – TVP7002 Graphics Input





Figure 29. Schematic – THS8135 Graphics Output



Figure 30. Schematic – Power





Figure 31. Schematic – USB I<sup>2</sup>C





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated