


Triple output multifunction voltage regulator for car radio with IDR/class2 interface

Datasheet - production data



Features

- 3 voltage regulators:
 - 3.3 V (100 mA) standby regulator
 - 5 V (100 mA) stand-by regulator
 - 7.8 V (100 mA)
- Out of regulation detection for 5 V standby regulator

- Wide operating supply voltage range from 4.5 V up to 26.5 V for transient 34 V
- Very low standby quiescent current (<150 μA)
- Input to output signal transfer function programmable
- LVS function
- · TTL and CMOS compatible inputs
- Output current limitation
- Controlled output slope for low EMI
- · Overtemperature shut-down
- Able to survive under loss of ground or battery
- · ESD protected

Description

The L5951 is a monolithic triple regulator integrated with a SAE J1850 Integrated Driver / Receiver realized in advanced Multipower-BCD technology. It is intended to drive single wire J1850 communications, and offer microcontroller power and power management for automotive or industrial applications.

Table 1. Device summary

Order code	Package	Packing
L5951	SO-24	Tube

Contents L5951

Contents

1	Bloc	k diagram and pins description	. 3
	1.1	Block diagram	. 3
	1.2	Pins description	. 4
2	Fund	ctional description	. 5
	2.1	General features	. 5
	2.2	REG1 output voltage	. 5
	2.3	REG2 output voltage	. 5
	2.4	REG3 output voltage	. 5
	2.5	Protection	. 6
	2.6	REG1 output voltage REG2 output voltage REG3 output voltage Protection Protocol description trical specifications Absolute maximum ratings	. 7
3	Elec	trical specifications	. 8
	3.1	Absolute maximum ratings	. 8
	3.2	Thermal data	. 8
	3.3	Electrical characteristics	. 8
	3.4	BUS timing diagrams	12
4	Typi	cal application circuit	14
	4.1	Application circuit	14
	4.2	Typical reset circuit	14
5	Pack	kage information	16
	Dovi	ision history	17



D99AU991

Block diagram and pins description 1

Block diagram 1.1

Figure 1. Block diagram VBAT SUPPLY SELECTOR 3V STANDBY REG1 LVS BANDGAP REFERENCE 5V STANDBY REG2 RESET ΕN ENABLE/ ROTECTION LOGIC SLEEP 7.8V REG3 BUS DRIVER BUS WAVESHAPING TX FILTER 4X LOSS OF GND PROTECTION 4XEN AND LOAD LOOPBACK LOOP DIGITAL OUTPUT DRIVER GND Obsolete

1.2 Pins description

Figure 2. Pins connection (top of view)




Table 2. Pins function

	N.	Name	Function
	1	REG1	Regulator #1
	2	Reset (1)	Reset Output to μC
	3	Rext	Waveshaping Resistor
	4	GND_REG	Regulator Ground
	,6,7,8,1 7,18,19 ,20	GND_TX	Transceiver Ground
	9	Sleep ⁽¹⁾	Transceiver Enable Input
10	0	EN	Enable for Regulator #3
005018	11	4X	4XBus mode (41.6K Baud)
000	12	LOOP	Loopback Enable
Ob	13	RX	Serial Data Output to mC
	14	TX	Serial Data Input from mC
	15	Load	External Pull Down to Gnd
	16	Bus	Bus Output to Vehicle
	21	Bat	Battery Supply
	22	REG3	Regulator #3
	23	REG2	Regulator #2
	24	LVS	Low Voltage Supply

^{1.} Denotes active low for sleep and reset.

57

2 Functional description

2.1 General features

The L5951 is an integrated circuit which provides a J1850 physical layer as well three voltage regulators. The L5951 was developed to provide the power and Class 2/IDR interface for a microcontroller.

2.2 REG1 output voltage

The REG1 regulator output is equal to 3.3V. The 3.3V regulator is non low drop out and can handle currents up to 100mA with short circuit limit of 280mA.

2.3 REG2 output voltage

The REG2 regulator output is equal to 5V and can handle currents up to 100mA with short circuit limit of 280mA. The output stage of the 5V regulator is low dropout.

2.4 REG3 output voltage

The REG3 regulator output is equal to 7.8 V and can handle currents up to 100mA with short circuit limit of 280 mA. The output stage of the 7.8 V regulator is low dropout. REG3 regulator is controlled by the EN (enable) pin of the IC. REG3 can be turned on and off by toggling the EN pin. A logic "1" on the EN pin enables REG3, while a logic "0" on the EN pin disables REG3. The maximum voltage when REG3 is off must be less than 0.2 V.

Sleep^(a) **Input** - The Class 2 transmitter can be turned on and turned off by the Sleep* pin. Once the voltage level is above 2VDC, the transmitter is enabled. If the Sleep* pin drops below 0.8 VDC, and EN is "0" the transceiver goes into a low power mode. In low power mode, REG3 and the transceiver are disabled. The L5951 will still receive messages and send them to the microcontroller out of the RX pin.

LVS input - Reg1 and Reg2 are supplied by Vbat pin. The device could then dissipate a lot of power, causing thermal shutdown at high voltage. For this reason a secondary low voltage supply (LVS) can be used to reduce power dissipation.

Reset^(a) **Output** - The L5951 has low voltage or no voltage circuitry that is a warning to the microcontroller. If REG2 drops 0.3 VDC below its normal operating voltage, the Reset^(a) pin will go to a logic "0". Between the voltage levels of 4.65 VDC (min) and 5.10 VDC (max) on REG2, a reset will occur. There is a hysteresis of 50mV on the Reset^(a) pin.

Low Input Voltage Operation - If battery voltage level drops below 7.0V, the outputs are to remain alive and ready for the return of normal voltage battery levels. The L5951 will be able to retrieve data off the BUS and send it to the microprocessor when the supply voltage is as low as 4.9 V. The regulators should stay the same voltage as the battery voltage down to 7.0 V minus operating headroom for the 7.8 V regulator. BUS $V_{OH,min}$ are not guaranteed over all conditions below VBAT = 9.0 V.

a. denotes active low



DocID7510 Rev 2 5/18

Waveshaping - Messages sent by the microcontroller to the transceiver are routed to a waveshaping circuit. The digital signal is rounded at the switching points in order to reduce EMI emissions. A second order function, I = C*dV/dt, is used to control the rise and fall times of the transmission. The rise and fall times are controlled by an external resistor Rext. The waveshaping circuit can be enabled and disabled by the 4X pin. A logic "1" will disable the waveshape circuit and a logic "0" will enable the waveshape circuit. In 4X mode, the speed of the BUS is increased by a factor of four. Any signal coming from the microcontroller and going to the BUS must be waveshaped. If loopback (LOOP) is enabled, the signal coming from the micro through the TX pin is routed to the RX pin back to the micro with or without it being waveshaped. A logic "1" enables loopback and a logic "0" disables loopback.

Nodes - The transmitter provides a wave-shaped 0 to 7.7 VDC waveform on the BUS output. It also receives waveforms and transmits a digital level signal back to a logic IC. The transmitter can drive up to 32 remote transceivers. These remote nodes may be at ground potentials that are ± 2 VDC, with respect to the assembly. Under this condition, waveshaping will only be maintained during 3 of the 4 corners. The L5951 is a remote node on the Class 2/IDR Bus. Each remote transceiver has a 470 + 10% pF capacitor on its output for EMI suppression, as well as a 10.6 k Ω + 5% pull down resistor to ground. The main node has a 3.300 + 10% pF capacitor on its output for EMI suppression, as well as a 1.5 k Ω + 5% pull down resistor to ground. With more than 26 nodes there is no primary node, all nodes will have the 470 $\pm 10\%$ pF capacitor and the 10.6k Ω $\pm 5\%$ pull down resistor. No matter how many remote nodes are on the Class 2/IDR Bus, the RC of the Class 2/IDR Bus is maintained at approximately 5ms. The minimum and maximum load on the Class 2/IDR Bus is given below:

 Capacitance
 Resistance to ground

 Minimum Nodes
 $(3.33 \cdot .9) + (.47 \cdot .9) = 3.39 \text{ nF}$ $(1.5 \cdot 1.05) || (10.6 \cdot 1.05) = 1.38 \text{ k}Ω$

 Maximum Nodes
 $(3.3 \cdot 1.1) + 25 \cdot (0.47 \cdot 1.1) = 16.55 \text{ nF}$ $(1.5 \cdot 0.95) || (10.6 \cdot 0.95) / 25 = 314Ω$

Table 3. Minimum and maximum load on the Class 2/IDR Bus

2.5 Protection

6/18

The L5951 can survive under the following conditions: shorting the outputs to BAT and GND, loss of BAT, loss of IC GND, double battery(+26.5V), 4000V ESD, 34V load dump. L5951 will not handle a reverse battery condition. External components must be implemented for reverse battery protection.

Thermal Shutdown: thermal shutdown is broken down into two areas; V1 and V2 pouts, and the other is V3 output and the Class 2 Bus Driver. V1 and V2 outputs shutdown at 160°C and returns to normal operation at 130°C. The V3 output and Class 2 Bus Driver shutdown at 150°C and return to normal operation at 120°C.

Current Limiting: each voltage regulator will contain its own current protection, and the maximum allowable current for all three regulators is 280mA.

Short Circuit: If the outputs are short circuited, the IC will begin current limiting and eventually the thermal shutdown will kick in. Current limiting will not disable the outputs.

Overvoltage: The IC will not operate if the BAT voltage reaches 30V or above. V1 and V2 will not be shutdown, but all other outputs will not operate.

Loss of Ground & Loss of Battery Connection: in this conditions a very small leakage on BUS is generated.

DocID7510 Rev 2

2.6 **Protocol description**

The L5951 uses a Variable Pulse Width (VPW) modulated protocol. One frame consists of an entire message not containing more than 12 bytes. The first bit of each byte will be the most significant bit (MSB). A transmitted message begins with a SOF signal and ends with the EOF signal.

The data to be transmitted has to be in a specific format as follows:

idle, SOF, DATA, CRC, EOD, NB, IFR, EOF, IFS, idle

Definitions below:

idle: Logic level low on communication bus

SOF: Start of Frame DATA: Data Bytes

Productie CRC: Cyclic Redundancy Check Error Detection Byte

EOD: End of DATA (only when IFR is used)

NB: Normalization Bit

IFR: In-Frame Response Byte(s)

EOF: End of Frame

IFS: Inter-Frame Separation

BRK: Break (can occur on network at any time)

Idle - Logic level low on bus any time after IFS.

Start of Frame (SOF) - The SOF signals the receiver that a new frame is beginning. SOF signal is a logic level high pulse identified by a pulse width of about $t = 200 \mu s$.

DATA - Total number of bytes that can be transmitted (from SOF to EOF) is 12 bytes.

Cyclic Redundancy Check (CRC) - A method for determining if the message received is the same as the message transmitted. If an invalid CRC number is detected, then an error will be detected. The SOF signal is not used to determine the CRC. All bits in the CRC are initially "ones" to avoid confusion with a data stream that are all "zeros".

End of Data (EOD) - Used to signal the receiver about the end of data transmission. If there is a IRF signal, the sender of the frame will expect one or more bytes in the IFR following the EOD. If there is no IFR used, then the bus would stay in a logic level low state resulting in a EOF. EOD signal is recognized by a logic level low pulse for a duration of about 200 µs.

Normalization Bit (NB) - The sole reason for the NB is to define the start of the in-frame response. The first bit the IFR is passive, therefore it is necessary to have a signal that follows EOD. There are two forms to the NB. First of all, the NB is a logic level high pulse. The two forms are distinguished by their pulse widths. The first form has a pulse width of about 64 µs and indicates if the IFR contains a CRC or not. The second form has a longer pulse width of about 128 µs and also indicates if there is a CRC in the IFR or not. The manufacturer can manipulate the NB to any of the two methods.

In-Frame Response (IFR) - Response bytes are sent by the receiver of the transmission and start after the EOD. If the IFR stays at a logic level low for a period of time then the frame must be considered to be complete. IFR bytes can be used to send a signal back to the originator indicating the correct CRC number to confirm the correct message was sent.

End of Frame (EOF) - Indicates the end of a frame. Once the last byte is transmitted, the bus will be in a logic level low state for a period of time indicating the end of the frame. EOF signal is recognized by a low pulse for a width of about 280 µs.

Inter-Frame Separation (IFS) - IFS is used to synchronize the receivers at various nodes.



DocID7510 Rev 2 7/18

Electrical specifications 3

3.1 **Absolute maximum ratings**

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit				
V _S	DC operating supply voltage	-0.6 to 26.5	V				
V_{DIAG}	Diagnostic output voltage	-0.6 to 5.5	V				
V _{IN}	Input control voltage (EN, Sleep, 4X, Loop, TX)	-0.6 to 5.5	V				
V _{OUT}	Output control voltage (Reset (1))	-0.3 to 5.5	V				
Vs	Peak supply voltage t = 50ms	34	V				
T _{op}	Operating temperature range	-40 to 85	°C				
T _{stg}	Storage temperature range -40 to 150 °C						
1. Denotes	Denotes active low.						
Therma	Thermal data						

^{1.} Denotes active low.

3.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
R _{th j-amb}	Thermal resistance junction-to-ambient (1)	50	°C/W

^{1.} With 6cm² on board heat sink area.

3.3 **Electrical characteristics**

 $\rm T_{amb}$ = 25 °C, $\rm V_{BAT}$ = 14.4 V unless otherwise specified. Standard Loads: $\rm I_{REG1}$ = 0.5 mA, $\rm I_{REG2}$ = 0.5 mA, $\rm I_{REG3}$ = 5 mA.

Table 6. Electrical characteristics

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
	Chandles assissant assurant	EN, Sleep* = 0V, V _{BAT} = 14V, I _{REG2} = 50mA, I _{REG1} = 50mA		350		μА
I _{q,} ST-BY	Standby quiescent current	EN, Sleep* = 0V, V _{BAT} = 14V, I _{REG2} = 500μA, I _{REG1} = 250mA		110		μΑ
	Maximum quiescent current - V _{BAT}	V _{BAT} = 14V, I _{REG1} = 100mA, I _{REG2} = 100mA, I _{REG3} = 100mA, I _{BUS} = 30mA LVS = 0V LVS = 10V		10 10.5		mA mA
	Maximum quiescent current - LVS	V _{BAT} = 14V, I _{REG1} = 100mA, I _{REG2} = 100mA, I _{REG3} = 100mA, I _{BUS} = 30mA LVS = 10V		750		μΑ



Table 6. Electrical characteristics (continued)

0	Parameter Test Condition Min Typ May Unit					
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
	EN switch input current	V_{BAT} = 14V, EN \ge 2 V V_{BAT} = 14V, EN \ge 0.8 V		0		μ Α μ Α
V _{ENL, ENH}	EN input threshold voltage	V _{BAT} = 14V, VIL V _{BAT} = 14V, VIH	2		8.0	V
V _{RES, L}	Reset ⁽¹⁾ output low voltage	Set V _{BAT} so V _{REG2} drops 0.30 V	0	0.02	0.4	V
V _{RES}	Reset ⁽¹⁾ output voltage threshold	Decrease V _{BAT} so V _{REG2} drops until Reset ⁽¹⁾ drops		V _{REG2} - 0.20		V
V _{RES, HYS}	Reset threshold hysteresis			50		mV
3.3V/100m	A DC characteristics for regulato	or output 1			119	5)
V _{REG1}	Output voltage	I _{REG1} =100mA	3.14	3.3	3.46	V
$\Delta V_{ m line}$	Line regulation	$7 \text{ V} \le \text{V}_{\text{BAT}} \le 26 \text{ V}$ (Measure $\Delta \text{V}_{\text{REG1}}$ Across V_{BAT} Range)	010	99	15	mV
ΔV_{load}	Load regulation	$0.5 \text{mA} \leq I_{REG1} \leq 100 \text{mA}$ (Measure ΔV_{REG1} across V_{LOAD} range)		8	50	mV
V _{DROPOUT}	Dropout voltage (Measure V _{BAT} - V _{REG1} when V _{REG1} drops 0.1V)	I _{REG1} = 100mA I _{REG1} = 5mA		1 0.12	2.2 1.5	V V
I _{lim1}	Current limit			200		mA
SVR1	Reg1 supply voltage rejection	$I_{REG1} = I_{REG2} = I_{REG3} = 50$ mA f = 20 to 20kHz $V_{BAT} = 14$ Vdc, 1Vac,pp		45		dB
5V/100mA	regulator output 2					
V _{REG2}	Output voltage	I _{REG2} =100mA	4.75	5	5.25	V
ΔV_{line}	Line regulation	$7V \le V_{BAT} \le 26V$ (Measure ΔV_{REG2} across V_{BAT} range)		6	40	mV
ΔV_{load}	Load regulation	$0.5 \text{mA} \leq I_{REG2} \leq 100 \text{mA}$ (Measure ΔV_{REG2} across V_{LOAD} range)		14	100	mV
V _{DROPOUT}	Dropout voltage (Measure V _{BAT} - V _{REG2} when V _{REG2} drops 0.1V)	I _{REG2} =100mA I _{REG2} =5mA		450 22		mV mV
I _{lim2}	Current limit			200		mA
SVR2	Reg2 supply voltage rejection	$I_{REG1} = I_{REG2} = I_{REG3} = 50$ mA f = 20 to 20kHz $V_{BAT} = 14$ Vdc, 1Vac,pp		45		dB



Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
7.8V/100m	A regulator output 3					•
V _{REG3}	Output voltage	I_{REG3} =100mA - 8.8V \leq $V_{BAT} \leq$ range	7.60	7.8	8	٧
DV _{line}	Line regulation	$8.8 \text{V} \leq \text{V}_{BAT} \leq 26 \text{V}$ (Measure ΔV_{REG3} across V_{BAT} range)			50	mV
DV _{load}	Load regulation	$5\text{mA} \leq I_{REG3} \leq 100\text{mA}$ (Measure ΔV_{REG3} across V_{LOAD} range)			50	mV
V _{DROPOUT}	Dropout voltage (Measure V _{BAT} - V _{REG3} when V _{REG3} drops 0.1V)	I _{REG3} = 100mA I _{REG3} = 5mA		0.5 0.04	cili	V
I _{lim3}	Current limit		040	200		mA
SVR3	Reg3 supply voltage rejection	I _{REG1} = I _{REG2} = I _{REG3} = 50mA f = 20 to 20kHz V _{BAT} = 14Vdc, 1Vac,pp	81	45		dB
DC charac	teristics for class 2 transceiver (Standard loads: I _{REG1} = 0.5mA, I _I	_{REG2} = 0.	5mA, I _R	_{EG3} = 5n	nA)
BUS _{ih} BUS _{il}	BUS guaranteed Input voltages	Verify RX > 3 VDC Verify RX < 3 VDC	4.25	3.7	3.50	V
BUS _{Hyst}	BUS hysteresis	BUS _{Itoh} - BUS _{hhtol}		0.15		V
BUSov	BUS output voltage	TX = 5 VDC, BUS = 257 to 1380Ω to gnd V_{BAT} - 8.2 to 16 VDC V_{BAT} - 6.0 to 8.2 VDC TX = 0V		7.2 5		V
I _{BUSshort}	BUS short circuit current	TX = 5VDC BUS = -2 to 4.8VDC		170		mA
I _{BUSleak}	BUS leakage current	BUS = -2 to 0 VDC BUS = 0 to V _{BAT}		0 0		mA mA
LOAD _{ON}	Load output	I _{LOAD} = 6mA		0.045		V
LOAD _{Dio}	Load output (unpowered)	V _{BAT} = 0V, I _{LOAD} = 6mA		0.7		V
I _{BUSloss}	BUS & LOAD current during loss of assembly V _{BAT} or GND	I _{VBAT} = 0mA, BUS = -18 to 9VDC LOAD = -18 to 0 VDC		11 39		μA μA
TX _{VIL} TX _{VIH}	TX input voltage	Verify BUS < 3.875VDC Verify BUS > 3.875VDC	2		0.8	V V
I _{TXVIL} I _{TXVIH}	TX input current	TX = 5VDC TX = 0VDC		110 0		μA μA
4 _{Trip1}	4X input trip point voltages	Normal Mode 4X Mode		1.4		V

Table 6. Electrical characteristics (continued)

0	Table 6. Electrical characteristics (continued)					
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _{4Xvih} I _{4Xvil}	4X input current	4X = 5 VDC 4X = 0 VDC		0		μ Α μ Α
L _{Trip1}	LOOP input trip point voltages	Normal Mode Loopback Mode	2		0.8	V V
I _{Lvih} I _{Lvil}	LOOP input current	LOOP = 5VDC LOOP = 0VDC		0		μА
V_{RXhigh}	RX output voltage, high	BUS = 7V, I _{RX} = -200μA		4.85		٧
V _{RXlow}	RX output voltage, low	BUS = 0V, I _{RX} = 1.6mA		0.2	4	V
I _{RX}	RX output current	RX = high (Short circuit protection limits)		5	119	mA
V _{IH} V _{IL}	Sleep ⁽¹⁾ input voltage	TX = 5VDC Verify BUS > 3.725 Verify BUS < 4.025	2	9917	0.8	V V
I _{Sleepvih}	Sleep ⁽¹⁾ input current	Sleep* = 5VDC Sleep* = 0VDC	X.	0.2 0		μ Α μ Α
	teristics for class 2 transceiver (Standard loads: IREG1 = 0.5mA,	IREG2 =	0.5mA,	IREG3 =	5mA)
BUS _{LTOH}	BUS voltage rise times	TX = 7.812Hz square wave See Figure 1 Min and max loaded BUS		15		μS
BUS _{HTOL}	BUS voltage fall times	TX = 7.812Hz square wave See Figure 1 Min and max loaded BUS		14		μS
t _{Wbus}	BUS pulse width distortion	TX = 7.812Hz square wave See Figure 2 Load BUS with 3.300pF and 1.38kΩ Measure @ 1.5V levels Measure @ 6.25V levels		77 48		μ s μ s
V1	Spectral content limit (Measure spectral peak from 0.53MHz to 1.6MHz)	V_{BAT} = 9V to 16V, no ground offset, 0.53 \leq f \leq 1MHz. V_{BAT} = 9V to 16V, no ground		100		μV
V2	0.55IVII IZ (U 1.0IVIПZ)	offset, $1 \le f \le 1.67MHz$.		80		μV
BUS _{DLY}	Propagation delay	Measure delay between TX trip point and RX trip point		16		μS
TX _{4XDLY} TX _{NormDL}	TX to BUS delay	Measure from 2.5V on TX to 3.875V on BUS 4X mode Normal mode		3.5 14.5		μ s μ s



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
RX _{LTOHdly} RX _{HTOLdly}	RX output delay time	See Figure 4 Measured from BUS threshold voltage		1.5 1.9		μs μs
RX _{LTOH} RX _{HTOL}	RX output transition time	Load RX with 50pF to ground See Figure 5		170 70		ns ns
RX _{LTOH} RX _{HTOL}	RX output transition time during sleep state	Load RX with 50pF to ground See Figure 5, Sleep ⁽¹⁾ = 0VDC		170 70		ns ns

Table 6. Electrical characteristics (continued)

3.4 BUS timing diagrams

Figure 3. BUS rise and fall times






Figure 4. BUS pulse width distortion



^{1.} Denotes active low.




80


time(s)

100

Figure 5. BUS output voltage




40



4 Typical application circuit


4.1 Application circuit

Figure 7. Application circuit



4.2 Typical reset circuit

Figure 8. Reset circuit



57

Table 7. External components parts list for standard application

Quantity	Application Description	Part Description	Note Number
5	C1, C8	CAP - 0.1μF, 25V	(1)
3	C3, C5, C7	CAP - Tant 10μF, 10V	(2)
1	R1	RES-47k, 1/16W 5%	(3)
1	R2	RES - 10.7k, 1/16W, 1%	(4)
1	R3	RES - 68k, 1/16W, 1%	(5)
1	C9	CAP - 25V, 470pF	(6)
1	C10	CAP - 50V, 470pF	(1)
6. Proper bus ca	pacitance	CAP - 25V, 470pF CAP - 50V, 470pF	


Package information L5951

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK[®] is an ST trademark.

Figure 9. SO-24 mechanical data and package dimensions





L5951 Revision history

6 Revision history

Table 8. Document revision history

Date	Revision	Changes
24-Jan-2001	1	Initial release.
23-Sep-2013	2	Updated disclaimer.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

18/18 DocID7510 Rev 2

