### **Description**

The P9225-R is a high-efficiency wireless power receiver (Rx) capable of operating in both WPC and PMA protocols. Using magnetic inductive charging technology, the receiver converts an AC power signal from a resonant tank into a regulated DC output voltage ranging from  $4.5V$  to  $5.5V$ . The integrated, low RDS<sub>ON</sub> synchronous rectifier and ultra-low dropout linear (LDO) regulator offers high efficiency making the product ideally suited for batteryoperated applications.

The P9225-R includes an industry-leading 32-bit ARM® Cortex®-M0 microprocessor offering a high level of programmability. The P9225-R also features a programmable current limit and a patented over-voltage protection function eliminating the need for additional capacitors generally used by the receivers minimizing the external component count and cost. Together with the P9038-R transmitter  $(T_X)$ , the P9225-R is a complete wireless power system solution for power applications up to 5W.

The P9225-R is available in a 52-WLCSP package, and it is rated for 0°C to 85°C ambient operating temperature range.

# Typic al Applic at ions

- Headsets, tablets
- Digital cameras
- Portable media player
- Accessories
- Medical

### Feat ures

- Single-chip solution supporting up to 5W applications
- WPC-1.2.4 compliant, PMA SR1 compatible
- Patented over-voltage protection clamp eliminating external capacitors
- 82% peak DC-to-DC efficiency with P9038-R  $T_x$
- Fully integrated synchronous rectifier with low RDS(ON) switches
- **Programmable output voltage: 4.5V to 5.5V**
- Embedded 32-bit ARM® Cortex®-M0 processor
- **•** Dedicated remote temperature sensing
- **Programmable current limit**
- Active-low enable pin for electrical on/off
- Active-high End-of-Charge input pin
- Open-drain interrupt flag
- Support for I2C interface
- 0°C to +85°C ambient operating temperature range
- 52-WLCSP (2.64 × 3.94 mm; 0.4mm pitch)

### Typic al Applic at ion Circ uit



# Contents





# List of Figures



# List of Tables





### <span id="page-4-0"></span>1. Pin Assignments

#### <span id="page-4-1"></span>Figure 1. Pin Assignments - Bottom View



**Bottom View**

# <span id="page-5-0"></span>2. Pin Descriptions

### <span id="page-5-1"></span>Table 1. Pin Descriptions





### <span id="page-7-0"></span>3. Absolute Maximum Ratings

Stresses greater than those listed as absolute maximum ratings in [Table 2](#page-7-1) could cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods might affect reliability.

<span id="page-7-1"></span>



<span id="page-7-3"></span>[a] Absolute maximum ratings are not provided for reserved pins (RSV0, RSV1, RSV2, RSV3, and RSV4). These pins are not used in the application.

<span id="page-7-5"></span>[b] All voltages are referenced to ground unless otherwise noted.

<span id="page-7-6"></span>[c] During synchronous rectifier dead time, the voltage on the AC1 and AC2 pins is developed by current across the internal power FET's body diodes, and it might be lower than -0.3 V. This is normal behavior and does not negatively impact the functionality or reliability of the product.

<span id="page-7-4"></span>[d] For the test conditions for the absolute maximum ratings specifications, the P9225-R chip characterization for the operating ambient temperature (TAMB) specification has been performed down to -10°C only. Design simulation indicates normal operation down to -45°C. Limited bench functionality tests normal operation down to -40°C.

#### <span id="page-7-2"></span>Table 3. ESD Information



# <span id="page-8-0"></span>4. Thermal Characteristics

#### <span id="page-8-2"></span>Table 4. Package Thermal Information

Note: This thermal rating was calculated on a JEDEC 51 standard 4-layer board with dimensions 76.2 x 114.3 mm in still-air conditions.



<span id="page-8-4"></span>[a] The maximum power dissipation is P<sub>D(MAX)</sub> = (T<sub>J(MAX)</sub> – T<sub>AMB</sub>) /  $\theta_{JA}$  where T<sub>J(MAX)</sub> is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.

# <span id="page-8-1"></span>5. Electrical Characteristics

#### <span id="page-8-3"></span>Table 5. Electrical Characteristics

Note: Unless otherwise noted, VRECT = 5.5V;  $C_{OUT} = 4.7 \mu F$ ;  $\overline{EN} = LOW$ ; and  $T_J = 0^\circ C$  to 125°C. Typical values are at 25°C. Note: See important table notes at the end of this table.







<span id="page-10-0"></span>[a] Do not externally load. For internal biasing only.

[b] If the die temperature exceeds 130°C, the *Thermal\_SHTDN\_Status* flag is set and an End Power Transfer (EPT) packet is sent (see [Table 12\)](#page-22-4).

# <span id="page-11-0"></span>6. Typical Performance Characteristics

The performance characteristics curves were taken using the P9038-R transmitter in WPC Mode.

<span id="page-11-1"></span>

<span id="page-11-3"></span>Figure 4. Efficiency vs Output Load:  $V_{\text{OUT}} = 5V$  Figure 5.  $V_{\text{OUT}}$  vs Output Load:  $V_{\text{OUT}} = 5V$ 

0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2

**Output Load [A]**



<span id="page-11-5"></span>Figure 6. Efficiency vs Output Load:  $V_{\text{OUT}} = 4.5V$  Figure 7.  $V_{\text{OUT}}$  vs Output Load:  $V_{\text{OUT}} = 4.5V$ 



<span id="page-11-2"></span>

<span id="page-11-4"></span>



<span id="page-11-6"></span>



<span id="page-12-0"></span>Figure 8. Rectified Voltage vs Output Load



<span id="page-12-1"></span>Figure 9. Load Transient:  $V_{\text{OUT}} = 5.5V$ ,  $0A \rightarrow 1.2A$ 



<span id="page-12-3"></span>



<span id="page-12-2"></span>Figure 10. Load Transient:  $V_{OUT} = 5.5V$ , 1.2A  $\rightarrow$  0A



<span id="page-12-4"></span>





#### <span id="page-13-0"></span>Figure 13. Load Transient:  $V_{\text{OUT}} = 4.5V$ ,  $0A \rightarrow 1.2A$  Figure 14. Load Transient:  $V_{\text{OUT}} = 4.5V$ , 1.2A  $\rightarrow 0A$

<span id="page-13-1"></span>

# <span id="page-14-0"></span>7. Functional Block Diagram

### <span id="page-14-1"></span>Figure 15. Functional Block Diagram



# <span id="page-15-0"></span>8. Theory of Operation

The P9225-R is a highly-integrated, wireless power receiver targeted for 5W applications supporting both WPC and PMA standards. The device integrates a full-wave synchronous rectifier, low-dropout (LDO) linear regulator, and a 32-bit ARM®-based M0 processor to manage all of the digital control required to comply with the WPC-1.2.4 and PMA communication protocols. Using the near-field inductive power transfer, the receiver converts the AC signal to DC voltage using the integrated synchronous rectifier. The capacitor connected to the output of the rectifier smooths the full-wave rectified voltage into a DC voltage. After the internal biasing circuit is enabled, the "Synchronous Rectifier Control" block operates the switches of the rectifier in various modes to maintain reliable connections and optimal efficiency.

The rectifier voltage and the output current are sampled periodically and digitized by the analog-to-digital converter (ADC). The digital equivalents of the voltage and current are supplied to the internal control logic, which determines whether the loading conditions on the VRECT pin indicate that a change in the operating point is required. If the load is heavy enough and brings the voltage at VRECT below its target, the transmitter is instructed to increase the transmit power. If the voltage at VRECT is higher than its target, the transmitter is instructed to lower the transmit power. The P9225-R will modulate the load or coil voltage to send the instructions to the transmitter in WPC Mode. To maximize efficiency, the voltage at VRECT is programmed to decrease as the LDO's load current increases. The internal temperature is continuously monitored to ensure proper operation.

In the event that the VRECT voltage increases above 12V, Control Error Packets will be sent to the transmitter in an attempt to bring the rectifier voltage back to a safe operating voltage level while simultaneously clamping the incoming energy using the open-drain SINK pin for VRECT linear clamping. The clamp is released when the VRECT voltage falls below  $V_{\text{OVP-DC}}$  minus  $V_{\text{OVP-HYS}}$  (see [Table 5\)](#page-8-3).

The receiver utilizes IDT's proprietary voltage clamping scheme, which limits the maximum voltage at the rectifier pin to 12V, reducing the voltage rating on the output capacitors while eliminating the need for over-voltage protection (OVP) capacitors. As a result, it provides a small application area, making it an industry-leading wireless power receiver for high power density applications. Combined with the P9038-R transmitter, the P9225-R is a complete wireless power system solution.

### <span id="page-15-1"></span>8.1 LDO-Low Dropout Regulators

The P9225-R has three low-dropout linear regulators. The main regulator provides the power required by the battery charger, and the output voltage can be set in the range of 4.5V to 5.5V. For more information about setting the output voltage, see sectio[n 8.2.](#page-15-2) It is important to connect a 22µ F ceramic capacitance to the OUT pin.

The other two regulators, VDD5V and VDD18, bias the internal circuitry of the receiver. These LDOs must have local 1µ F ceramic capacitors placed as close as possible to the pins.

### <span id="page-15-2"></span>8.2 Setting the Output Voltage – VOSET

The output voltage on the P9225-R is programmed by connecting the center tap of the external resistors R34 and R33 to the VOSET pin as shown in the application schematic i[n Figure 22.](#page-30-1)

The default output voltage is set to 5V in the P9225-R Evaluation Board provided in the P9225-R Evaluation Kit. [Table 6](#page-15-3) shows the resistor combination values for the target output voltage settings.

<b>R34</b>	R33	Output Voltage
$10k\Omega$	<b>OPEN</b>	4.5V
$10k\Omega$	49.9k $\Omega$	4.6V
10 $k\Omega$	34 $k\Omega$	4.7V
10k $\Omega$	$20k\Omega$	4.8V
10 $k\Omega$	14.7 $k\Omega$	4.9V
<b>OPEN</b>	$10k\Omega$	5.0V

<span id="page-15-3"></span>Table 6. Setting the Output Voltage





#### <span id="page-16-0"></span>8.3 SINK Pin

The P9225-R has an internal automatic DC clamping to protect the device in the event of high-voltage transients. The VRECT pin must be shorted to SINK.

#### <span id="page-16-1"></span>8.4 Rectifier Voltage - VRECT

The P9225-R uses a high-efficiency synchronous rectifier to convert the AC signal from the coil to a DC signal on the VRECT pin. During startup, the rectifier operates as a passive diode bridge. Once the voltage on VRECT exceeds the under-voltage lock-out (UVLO) level (see [Table 5\)](#page-8-3), the rectifier will switch into full synchronous bridge rectifier mode. A total capacitance of  $44\mu$ F is recommended to minimize the output voltage ripple.

### <span id="page-16-2"></span>8.5 Over-Current Limit - ILIM

The P9225-R has a programmable current-limit function for protecting the device in the event of an over-current or short-circuit fault condition. When the output current exceeds the programmed threshold, the P9225-R will limit the load current by reducing the output voltage. The current limit should be set to 120% of the target maximum output current.

Connect the ILIM pin to the center tap of a resistor divider to set the current limit. [Table 7 s](#page-16-4)hows the resistor combination values for the resistor divider for the ILIM setting. The default ILIM is set to 1.2A in the P9225-R Evaluation Board.

<b>R38</b>	R <sub>22</sub>	<b>ILIM</b>	
10 $k\Omega$	$47k\Omega$	0.8A	
10 $k\Omega$	22k $\Omega$	0.9A	
10 $k\Omega$	<b>OPEN</b>	1.0A	
10 $k\Omega$	10 $k\Omega$	1.1A	
<b>OPEN</b>	10 $k\Omega$	1.2A	

<span id="page-16-4"></span>Table 7. Setting the Current Limit

### <span id="page-16-3"></span>8.6 Interrupt Function –  $\overline{\text{INT}}$

The P9225-R provides an open-drain, active-LOW interrupt output pin. It is asserted LOW when EN is HIGH or any of the following fault conditions have been triggered: the die temperature exceeds 140°C, the external thermistor measurement exceeds the threshold (see section [8.9\)](#page-17-2), or an over-current (OC) or over-voltage (OV) condition is detected (see sections [8.5](#page-16-2) and [8](#page-15-0) respectively).

During normal operation, the INT pin is pulled HIGH. This pin can be connected to the interrupt pin of a microcontroller. The fault condition triggering the interrupt flag is available in the I2C interrupt register (se[e Table 13\)](#page-23-0).

### <span id="page-17-0"></span>8.7 Enable Pin  $-\overline{EN}$

The P9225-R can be disabled by applying a logic HIGH to the EN pin. When the EN pin is pulled HIGH, the device is in Shut-Down Mode. Connecting the EN pin to logic LOW activates the device.

### <span id="page-17-1"></span>8.8 Thermal Protection

The P9225-R integrates thermal shutdown circuitry to prevent damage resulting from excessive thermal stress. The thermal protection will shut down the receiver if the die temperature exceeds 140°C. If the die temperature exceeds 130°C, the *Thermal\_SHTDN\_Status* flag is set and an End Power Transfer (EPT) packet is sent in order to lower the temperature.

### <span id="page-17-2"></span>8.9 External Temperature Sensing - TS

The P9225-R has a temperature sensor input, TS, which can be used to monitor an external temperature by using a thermistor. The TS pin voltage calculation is described by [Equation 1.](#page-17-5)

$$
V_{TS} = V_{VDD18} \times \frac{100}{R + NTC}
$$

where NTC is the thermistor's resistance and R is the pull-up resistor connected to the VDD18 pin.

The over–temperature shutdown is triggered when the TS pin voltage is lower than 0.6V.

### <span id="page-17-3"></span>8.10 End of Charge – EOC

*NTC*

The End-of-Charge (EOC) pin is an active HIGH logic input, which can be used with an application processor or charger IC in battery management applications. When asserted, the receiver issues an End Power Transfer (EPT) packet to the transmitter terminating power transfer.

### <span id="page-17-4"></span>8.11 Received Power Packet Offset and Gain Calibration – RPPO and RPPG

The Received Power Packet Offset (RPPO) and Received Power Packet Gain (RPPG) calibrations utilize dedicated pins for tuning foreign object detection (FOD).

*Received Power = Gain* <sup>×</sup> *Power + Offset* **Equation 2**



To use the default FOD setting, set Gain to 1 and Offset to 0. That is equivalent to 0.9V at both RPPO and RPPG pins. To disable the FOD, the RPPO and RPPG pins must be pulled down to GND.

<span id="page-17-5"></span>**Equation 1**

### <span id="page-18-0"></span>8.12 Advanced Foreign Object Detection (FOD)

When metallic objects are exposed to an alternating magnetic field, eddy currents cause such objects to heat up. Examples of such parasitic metal objects are coins, keys, paper clips, etc. The amount of heating depends on the strength of the coupled magnetic field, as well as on the characteristics of the object, such as its resistivity, size, and shape. In a wireless power transfer system, the heating manifests itself as a power loss, and therefore a reduction in power-transfer efficiency. Moreover, if no appropriate measures are taken, the heating could be sufficient that the foreign object could become heated to an undesirable temperature.

During the power transfer phase, the receiver periodically will communicate to the transmitter the amount of power received by means of a Received Power Packet. The transmitter will compare this power with the amount of power transmitted during the same time period. If there is a significant unexplained loss of power, then the transmitter will shut off power delivery because a possible foreign object might be absorbing too much energy.

For a WPC system to perform this function with sufficient accuracy, both the transmitter and receiver must account for and compensate for all of their known losses. Such losses could be due to resistive losses or nearby metals that are part of the transmitter or receiver, etc. Because the system accurately measures its power and accounts for all known losses, it can thereby detect foreign objects because they cause an unknown loss. The WPC specification requires that a power receiver must report to the power transmitter its received power ( $P_{PR}$ ) in a Received-Power Packet (RPP). The maximum value of the received power accuracy  $P_\Delta$  depends on the maximum power of the power receiver as defined in [Table 8.](#page-18-1)

The power receiver must determine its P<sub>PR</sub> with an accuracy of  $\pm P_{\Delta}$ , and report its received power as P<sub>RECEIVED</sub> = P<sub>PR</sub> + P<sub>Δ</sub>. This means that the reported received power is always greater than or equal to the transmitted power  $(P_{PT})$  if there is no foreign object (FO) present on the interface surface.

#### <span id="page-18-1"></span>Table 8. Maximum Estimated Power Loss



The compensation algorithm includes values that are programmable via either the I2C interface or OTP (one-time programmable) bits. Programmability is necessary so that the calibration settings can be optimized to match the power transfer characteristics of each particular WPC system to include the power losses of the transmit and receive coils, battery, shielding, and case materials under no-load to full-load conditions. The values are based on the comparison of the received power against a reference power curve so that any foreign object can be sensed when the received power is different from the expected system power.

# <span id="page-19-0"></span>9. Communication Interface

### <span id="page-19-1"></span>9.1 Modulation/Communication

Receiver-to-transmitter communication is accomplished by modulating the load seen by the receiver's inductor; the communication is purely digital and logic 1's and 0's ride on top of the power signal that exists between the two coils. Modulation is done with amplitude-shift keying (ASK) modulation using internal switches to connect external capacitors from AC1 and AC2 to ground (see [Figure 15\)](#page-14-1) with a bit rate of 2Kbps. To the transmitter, this appears as an impedance change, which results in measurable variations of the transmitter's output waveform. The power transmitter detects this as a modulation of coil current/voltage to receive the packets.

As required by the WPC, the P9225-R uses a differential bi-phase encoding scheme to modulate data bits onto the power signal. A clock frequency of 2kHz is used for this purpose. A logic ONE bit is encoded using two narrow transitions, whereas a logic ZERO bit is encoded using one wider transition as shown below:

<span id="page-19-4"></span>Figure 16. Bit Encoding Scheme



#### <span id="page-19-2"></span>9.2 Byte Encoding for ASK

Each byte in the communication packet comprises 11 bits in an asynchronous serial format, as shown i[n Figure 17.](#page-19-5)

<span id="page-19-5"></span>Figure 17. Byte Encoding Scheme



Each byte has a start bit, 8 data bits, a parity bit, and a single stop bit.

#### <span id="page-19-3"></span>9.3 Packet Structure

The P9225-R communicates with the base station via communication packets. Each communication packet has the following structure:

<span id="page-19-6"></span>Figure 18. Communication Packet Structure



# <span id="page-20-0"></span>10. WPC Mode Characteristics

<span id="page-20-2"></span>Figure 19. State Diagram for WPC Baseline Power Profile (BPP) Operation



### <span id="page-20-1"></span>10.1 Selection Phase or Startup

In the selection phase, the power transmitter determines if it will proceed to the ping phase after detecting the placement of an object. In this phase, the power transmitter typically monitors the interface surface for the placement and removal of objects using a small measurement signal. This measurement signal should not wake up a power receiver that is positioned on the interface surface.

### <span id="page-21-0"></span>10.2 Ping Phase (Digital Ping)

In the ping phase, the power transmitter will transmit power and will detect the response from a possible power receiver. This response ensures the power transmitter that it is dealing with a power receiver rather than some unknown object. When a mobile device containing the P9225-R is placed on a WPC "Qi" charging pad, it responds to the application of a power signal by rectifying this power signal. When the voltage on VRECT is greater than the UVLO threshold, then the internal bandgaps, reference voltage, and internal voltage regulators (5V and 1.8V) are turned on, and the microcontroller's startup is initiated enabling the WPC communication protocol.

If the power transmitter correctly receives a signal strength packet, the power transmitter proceeds to the identification and configuration phase of the power transfer, maintaining the power signal output.

### <span id="page-21-1"></span>10.3 Identification and Configuration Phase

The identification and configuration phase is the part of the protocol that the power transmitter executes in order to identify the power receiver and establish a default power transfer contract. This protocol extends the digital ping in order to enable the power receiver to communicate the relevant information.

In this phase, the power receiver identifies itself by sending its identification packet and provides information for a default power transfer contract by sending the configuration packet.

### <span id="page-21-2"></span>10.4 Pow er Transfer Phase

In this phase, the P9225-R controls the power transfer by means of the following control data packets:

- Control Error Packets
- **Received Power Packet (RPP, FOD-related)**
- **End Power Transfer (EPT) Packet**

Once the identification and configuration phase is completed, the transmitter initiates the power transfer mode. The P9225-R control circuit measures the rectifier voltage and sends error packets to the transmitter to adjust the rectifier voltage to the level required to maximize the efficiency of the linear regulator and to send to the transmitter the Received Power Packet for foreign object detection (FOD) to guarantee safe, efficient power transfer.

In the event of an EPT issued by the application, the P9225-R continuously sends EPT packets until the transmitter removes the power and the rectified voltage on the receiver side drops below the UVLO threshold.

### <span id="page-22-0"></span>11. Functional Registers

The following tables provide the address locations, field names, available operations (R or RW), default values, and functional descriptions of all the internally accessible registers contained within the P9225-R. The default I2C slave address is  $61_{HEX}$ .

<span id="page-22-1"></span>Table 9. Device Identification Register

Address and Bit	Register Field Name	R/W	Default	Function and Description
0000 <sub>HEX</sub> [7:0]	Part number L	$\mathsf{R}$	25 <sub>HEX</sub>	Chip ID low byte
$0001$ HEX [7:0]	Part number H	R	$92$ <sub>HEX</sub>	Chip ID high byte

<span id="page-22-2"></span>Table 10. Firm w are Major Revision



#### <span id="page-22-3"></span>Table 11. Firm w are Minor Revision



#### <span id="page-22-4"></span>Table 12. Status Registers



<span id="page-23-0"></span>



Note: If any bit in the *Interrupt Status* register 36<sub>HEX</sub> is "1" and the corresponding bit in the *Interrupt Enable* register 38<sub>HEX</sub> is set to "1," the INT pin will be pulled down indicating an interrupt event has occurred.

<span id="page-23-1"></span>



#### <span id="page-24-0"></span>Table 15. Battery Charge Status



<span id="page-24-5"></span>[a] Firmware only forwards the data from the application processor to transmitter.

#### <span id="page-24-1"></span>Table 16. End Pow er Transfer

The application processor initiates the End Power Transfer (EPT).



#### <span id="page-24-2"></span>Table 17. Read Register - Output Voltage

 $V_{OUT} = \frac{ADC\_VOUT * 6 * 2.1}{4005}$ 4095



#### <span id="page-24-3"></span>Table 18. Read Register - VRECT Voltage

```
VRECT =
ADC_VRECT ∗ 10 ∗ 2.1
```
4095



#### <span id="page-24-4"></span>Table 19. Read Register  $-I<sub>OUT</sub> Current$

$$
I_{OUT} = \frac{RX\_IOUT * 2 * 2.1}{4095}
$$



#### <span id="page-25-0"></span>Table 20. Read Register - Die Temperature

 $T_{DIE} = (ADC\_Die\_Temp - 1350) \frac{83}{440}$ 444 *–* 273 where *ADC\_Die\_Temp* = 12 bits from *ADC\_Die\_Temp\_H* and *ADC\_Die\_Temp\_L.*



#### <span id="page-25-1"></span>Table 21. Read Register - Operating Frequency

 $f_{OP} = \frac{64 * 6000}{OP - F P F Q 11}$ *OP\_FREQ* [15:0]



#### <span id="page-25-2"></span>Table 22. Command Register



#### <span id="page-26-0"></span>Table 23. Clear Interrupt Bits



#### <span id="page-26-1"></span>Table 24. WPC Power Transfer Phase Indicator Register



# <span id="page-27-0"></span>12. I2C Access Description

<span id="page-27-1"></span>



#### <span id="page-27-2"></span>Figure 21. I2C Access Write Protocol



# <span id="page-28-0"></span>13. Application Information

### <span id="page-28-1"></span>13.1 Power Dissipation and Thermal Requirements

The use of integrated circuits in low-profile and fine-pitch surface-mount packages requires special attention to power dissipation. Many systemdependent issues such as thermal coupling, airflow, added heat sinks, convection surfaces, and the presence of other heat-generating components must be taken into consideration.

The P9225-R package has a maximum power dissipation of approximately 1.72W, which is governed by the number of thermal vias between the package and the printed circuit board. The die's maximum power dissipation is specified by the junction temperature and the package thermal resistance. The WLCSP package has a typical  $\theta_{JA}$  of 47°C/W with 8 thermal vias and 77°C/W with no thermal vias. Maximizing the thermal vias is highly recommended.

The ambient temperature surrounding the R9225-R0 will also have an effect on the thermal limits of the printed circuit board (PCB) design. The main factors influencing thermal resistance  $(θ<sub>1A</sub>)$  are the PCB characteristics and thermal vias. For example, in a typical still-air environment, a significant amount of the heat generated is absorbed by the PCB. Changing the design or configuration of the PCB changes the overall thermal resistivity and therefore the board's heat-sinking efficiency.

Three basic approaches for enhancing thermal performance are listed below:

- **IMPROM** Interpower dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow into the system

First, the maximum power dissipation for a given situation should be calculated usin[g Equation 6:](#page-28-2)

$$
P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{AMB})}{\theta_{JA}}
$$
Equation 6

Where

<span id="page-28-2"></span> $P_{D(MAX)} =$  Maximum power dissipation

 $\theta_{JA}$  = Package thermal resistance (°C/W)

 $T_{J(MAX)} =$  Maximum device junction temperature (°C)

 $T_{AMB}$  = Ambient temperature (°C)

The maximum recommended junction temperature  $(T_{J(MAX)})$  for the P9225-R device is 125°C. The thermal resistance of the 52-WLCSP package  $(AHG52)$  is nominally  $\theta_{JA}=47^{\circ}$ C/W with 8 thermal vias. Operation is specified to a maximum steady-state ambient temperature ( $T_{AMB}$ ) of 85°C. Therefore, the maximum recommended power dissipation is

$$
P_{D(MAX)} = \frac{(124^{\circ}\text{C} - 85^{\circ}\text{C})}{47^{\circ}\text{C/W}} \cong 0.85 \text{ Watt}
$$
   
Equation 7

All the above-mentioned thermal resistances are the values found when the P9225-R is mounted on a standard board of the dimensions and characteristics specified by the JEDEC 51 standard.

### <span id="page-29-0"></span>13.2 Recommended Coils

The following coil is recommended with the P9225-R receiver for 5W applications for optimum performance.

#### <span id="page-29-1"></span>Table 25. Recommended Coil Manufacturers

WPC and PMA Dual Mode Receiver Coil:



### <span id="page-30-0"></span>13.3 Typical Application Schematic

<span id="page-30-1"></span>Figure 22. P9225-R Typical Application Schematic



### <span id="page-31-0"></span>13.4 Bill of Materials (BOM)

#### <span id="page-31-1"></span>Table 26. P9225-R MM Evaluation Kit V1.0 Bill of Materials



\* NP = not populated

# <span id="page-32-0"></span>14. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available and is subject to change.

<span id="page-32-1"></span>[www.idt.com/document/psc/ahg52-package-outline-2640-x-3940mm-body-04mm-pitch-dsbga](http://www.idt.com/document/psc/ahg52-package-outline-2640-x-3940mm-body-04mm-pitch-dsbga) 

# 15. Special Notes: WLCSP-52 (AHG52) Package Assembly

Unopened dry packaged parts have a one-year shelf life.

The HIC indicator card for newly-opened dry packaged parts should be checked. If there is any moisture content, the parts must be baked for a minimum of 8 hours at 125˚C within 24 hours of the assembly reflow process.

### <span id="page-32-2"></span>16. Mark ing Diagram



- 1. Line 1 company name.
- 2. Truncated part number.
- 3. "YYWW" is the last digit of the year and week that the part was assembled. \*\* is the lot sequential code.
- 4. "\$" denotes mark code, -R is part of the device part number

### <span id="page-32-3"></span>17. Ordering Information



# <span id="page-33-0"></span>18. Revision History



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

**Corporate Headquarters**<br>
TOYOSU FORESIA, 3-2-24 Toyosu,<br>
Koto-ku, Tokyo 135-0061, Japan<br>
Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/