



# Features

- High speed
  - t<sub>AA</sub> = 10 ns
- · Low active power
- 990 mW (max)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- · Automatic power down when deselected
- · TTL compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$  and  $CE_2$  features
- Available in Pb-free and non Pb-free 54-pin TSOP II package and non Pb-free 60-ball fine pitch ball grid array (FBGA) package

# 16-Mbit (1M x 16) Static RAM


# **Functional Description**

The CY7C1061AV33 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

To write to the device, enable the chip ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) while forcing the Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from IO pins (IO<sub>0</sub> through IO<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from IO pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, enable the chip by taking  $\overline{CE}_1$  LOW and  $CE_2$  HIGH while forcing the Output Enable ( $\overline{OE}$ ) LOW and the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on IO<sub>0</sub> to IO<sub>7</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on IO<sub>8</sub> to IO<sub>15</sub>. See "Truth Table" on page 7 for a complete description of Read and Write modes.

The input/output pins (IO<sub>0</sub> through IO<sub>15</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH/CE<sub>2</sub> LOW), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a Write operation is in progress ( $\overline{CE}_1$  LOW, CE<sub>2</sub> HIGH, and  $\overline{WE}$  LOW).



# Logic Block Diagram


**Cypress Semiconductor Corporation** Document #: 38-05256 Rev. \*G 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised March 26, 2007



## **Selection Guide**

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	275	260	mA
	Industrial	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

# Pin Configurations <sup>[1, 2]</sup>



#### Notes

1. NC pins are not connected on the die.

<sup>2.</sup> DNU (Do Not Use) pins have to be left floating or tied to VSS to ensure proper operation.



#### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative G	ND <sup>[3]</sup> –0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State <sup>[3]</sup>	–0.5V to V <sub>CC</sub> + 0.5V

Current into Outputs (LOW)...... 20 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	


**DC Electrical Characteristics** (Over the Operating Range)

Parameter	Description	Test Conditions		_	-10	-12		Unit
Farameter	Description			Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [3]			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND <u>&lt;</u> V <sub>I</sub> <u>&lt;</u> V <sub>CC</sub>	-1	+1	-1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Output Disabled		-1	+1	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = max,	Commercial		275		260	mA
	Supply Current	$f = f_{max} = 1/t_{RC}$	Industrial		275		260	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$CE_2 \le V_{IL,} \max V_{CC}, \overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH} \text{ or }$ $V_{IN} \le V_{IL}, f = f_{max}$			70		70	mA
I <sub>SB2</sub>		$\begin{array}{l c c c c c c c c c c c c c c c c c c c$			50		50	mA

## Capacitance <sup>[4]</sup>

Parameter	Description	Test Conditions	TSOP II	FBGA	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V	6	8	pF
C <sub>OUT</sub>	IO Capacitance		8	10	pF

### AC Test Loads and Waveforms <sup>[5]</sup>



#### Notes

- 3.  $V_{IL}$  (min) = -2.0V for pulse durations of less than 20 ns.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. Valid SRAM operation does not occur until the power supplies have reached the minimum operating  $V_{DD}$  (3.0V). As soon as 1 ms ( $T_{power}$ ) after reaching the minimum operating  $V_{DD}$ , normal SRAM operation can begin including reduction in  $V_{DD}$  to the data retention ( $V_{CCDR}$ , 2.0V) voltage.



# AC Switching Characteristics (Over the Operating Range) [6]

Devenuetar	Description	-	10		12	11
Parameter	Description	Min	Max	Min	Мах	Unit
Read Cycle	1	I	1	1	1	1
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[7]</sup>	1		1		ms
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8]</sup>		5		6	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low-Z <sup>[8]</sup>	3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High-Z <sup>[8]</sup>		5		6	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power Up <sup>[9]</sup>	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power Down <sup>[9]</sup>		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	1		1		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5		6	ns
Write Cycle [10, 11]		•	•	•	•	•
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	7		8		ns
t <sub>AW</sub>	Address Setup to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Setup to Write End	5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8]</sup>	5			6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

#### Notes

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>0L</sub>/I<sub>0H</sub> and specified transmission line loads. Test conditions for the Read cycle use output loading shown in (a) of the "AC Test Loads and Waveforms <sup>[5]</sup>" on page 3, unless specified otherwise. 6.

page 3, unless specified otherwise.
7. This part has a voltage regulator that steps down the voltage from 3V to 2V internally. t<sub>power</sub> time must be provided initially before a Read/Write operation is started.
8. t<sub>HZOE</sub>, t<sub>HZXE</sub>, t<sub>HZXE</sub>, t<sub>HZXE</sub> and t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>LZEE</sub> are specified with a load capacitance of 5 pF as in (b) of "AC Test Loads and Waveforms <sup>[5]</sup>" on page 3. Transition is measured ±200 mV from steady-state voltage.
9. These parameters are guaranteed by design and are not tested.
10. The internal Write time of the memory is defined by the overlap of CE<sub>1</sub> LOW (CE<sub>2</sub> HIGH) and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## Data Retention Waveform




### **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled) [12, 13]



# Read Cycle No. 2 (OE Controlled) [13, 14]



#### Notes


12. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  or  $\overline{BHE}$ , or both =  $V_{IL}$ .  $CE2 = V_{IH}$ .

13. WE is HIGH for Read cycle. 14. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.




# Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{CE}_1$  or  $CE_2$  Controlled) [15, 16]



Write Cycle No. 2 (WE Controlled, OE LOW) <sup>[15, 16]</sup>




#### Notes

15. Data IO is high impedance if  $\overline{OE}$ , or  $\overline{BHE}$  or  $\overline{BLE}$  or both = V<sub>IH</sub>. 16. If  $\overline{CE}_1$  goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state. 17. During this period, the IOs are in output state and input signals should not be applied.



# Switching Waveforms (continued)





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	10 <sub>0</sub> –10 <sub>7</sub>	10 <sub>8</sub> –10 <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**

Speed (ns)	Ordering Code Package Package T		Package Type	Operating Range
10	CY7C1061AV33-10ZXC	51-85160	54-pin TSOP II (Pb-free)	Commercial
	CY7C1061AV33-10BAC	51-85162	60-ball FBGA	
	CY7C1061AV33-10ZI	51-85160	54-pin TSOP II	Industrial
	CY7C1061AV33-10ZXI		54-pin TSOP II (Pb-free)	
	CY7C1061AV33-10BAXI	51-85162	60-ball FBGA (Pb-free)	
12	CY7C1061AV33-12ZC	51-85160	54-pin TSOP II	Commercial
	CY7C1061AV33-12ZXC		54-pin TSOP II (Pb-free)	
	CY7C1061AV33-12BAC	51-85162	60-ball FBGA	
	CY7C1061AV33-12ZXI	51-85160	54-pin TSOP II (Pb-free)	Industrial

Contact local Cypress representative for availability of the these parts.

## **Package Diagrams**

### Figure 1. 54-pin TSOP II, 51-85160





#### Package Diagrams (continued)




Figure 2. 60-ball FBGA (8 x 20 x 1.2 mm), 51-85162

All products and company names mentioned in this document may be the trademarks of their respective holders.

### Document #: 38-05256 Rev. \*G

© Cypress Semiconductor Corporation, 2002-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

	Document Title: CY7C1061AV33 16-Mbit (1M x 16) Static RAM Document Number: 38-05256						
REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change			
**	113725	03/28/02	NSL	New Data Sheet			
*A	117058	07/31/02	DFP	Removed 15-ns bin			
*В	117989	08/30/02	DFP	Added 8-ns bin Changed Icc for 8, 10, 12 bins $t_{power}$ changed from 1 µs to 1 ms. Load Cap Comment changed (for Tx line load) $t_{SD}$ changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin numbers ( $t_{HZ}$ , $t_{DOE}$ , $t_{DBE}$ ) Removed hz <lz comments="" data="" from="" sheet<="" td=""></lz>			
*C	120383	11/06/02	DFP	Final data sheet Added note 3 to "AC Test Loads and Waveforms" and note 7 to $t_{pu}$ and $t_{pd}$ Updated Input/Output Caps (for 48BGA only) to 8 pF/10 pF and for the 54-pin TSOP to 6/8 pF			
*D	124439	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded fBGA production ordering information			
*E	492137	See ECN	NXR	Corrected Block Diagram on page #1 Removed 8 ns speed bin Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Included Note #1 and 2 on page #2 Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table			
*F	508117	See ECN	NXR	Updated FBGA Pin Configuration Updated Ordering Information table			
*G	877322	See ECN	VKN	Updated Ordering Information table			