DW PACKAGE

SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- 10-Bit Resolution A/D Converter
- 11 Analog Input Channels
- Three Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Total Unadjusted Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion (EOC) Output
- Terminal Compatible With TLC542
- CMOS Technology

(TOP VIEW) АО П 20 VCC A1 🛮 2 19 EOC A2 🛮 3 18 I/O CLOCK A3 🛮 4 17 ADDRESS A4 🛮 5 16 DATA OUT 15 CS A5 🛮 6 A6 🛮 7 14 REF+ А7 П 13 **∏** REF – 8 12 A10 A8 [] 9 11 A9 GND [] 10

description

The TLC1542-EP and TLC1543-EP are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs, a 3-state output chip select (\overline{CS}), input/output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. The TLC1542-EP and TLC1543-EP allow high-speed data transfers from the host.

In addition to a high-speed A/D converter and versatile control capability, the TLC1542-EP and TLC1543-EP have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of the A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the TLC1542-EP and TLC1543-EP features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.




SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

AVAILABLE OPTIONS


	PACKAGE
TA	SMALL OUTLINE (DW)
4000 1- 40500	TLC1542QDWREP [†]
-40°C to 125°C	TLC1543QDWREP

[†] This part number is in the product preview stage of development.

functional block diagram



typical equivalent inputs





Terminal Functions

TERMIN	AL	1/0								
NAME NO.			DESCRIPTION							
ADDRESS	17	I	Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and shifts in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period.							
A0-A10	1-9, 11, 12	I	Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 k Ω .							
<u>cs</u>	15	I	Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock.							
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when $\overline{\text{CS}}$ is high and active when $\overline{\text{CS}}$ is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs.							
EOC	19	0	End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data is ready for transfer.							
GND	10	I	The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal.							
I/O CLOCK	18	I	Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions: 1) It clocks the four input address bits into the address register on the first four rising edges of the I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock.							
REF+	14	I	The upper reference voltage value (nominally V_{CC}) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF – terminal.							
REF-	13	I	The lower reference voltage value (nominally ground) is applied to this terminal.							
VCC	20	Ī	Positive supply voltage							

detailed description

With chip select (\overline{CS}) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes \overline{CS} active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input.

SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

detailed description (continued)

There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of $\overline{\text{CS}}$ as shown in Table 1. These modes are:

- A fast mode with a 10-clock transfer and $\overline{\text{CS}}$ inactive (high) between conversion cycles,
- A fast mode with a 10-clock transfer and $\overline{\text{CS}}$ active (low) continuously,
- A fast mode with an 11- to 16-clock transfer and $\overline{\text{CS}}$ inactive (high) between conversion cycles,
- A fast mode with a 16-clock transfer and CS active (low) continuously,
- A slow mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between conversion cycles, and
- A slow mode with a 16-clock transfer and $\overline{\text{CS}}$ active (low) continuously.

The MSB of the previous conversion appears at DATA OUT on the falling edge of $\overline{\text{CS}}$ in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of 10 clock pulses is required for the conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when the conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT low, to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than 10 clocks long.

Table 1 lists the operational modes with respect to the state of \overline{CS} , the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output.

MODES	•	cs	NO. OF I/O CLOCKS	MSB AT DATA OUT	TIMING DIAGRAM
	Mode 1	High between conversion cycles	10	CS falling edge	Figure 9
Foot Modes	Mode 2 Low continuously		10	EOC rising edge	Figure 10
Fast Modes	Mode 3	High between conversion cycles	11 to 16‡	CS falling edge	Figure 11
	Mode 4	Low continuously	16‡	EOC rising edge	Figure 12
Slow Modes	. Mode 5 High between conver		11 to 16‡	CS falling edge	Figure 13
Slow Modes	Mode 6	Low continuously	16 [‡]	16th clock falling edge	Figure 14

Table 1. Mode Operation

fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK.

mode 1: fast mode, CS inactive (high) between conversion cycles, 10-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer is 10 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.



[†]These edges also initiate serial-interface communication.

[‡] No more than 16 clocks should be used.

SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

mode 2: fast mode, CS active (low) continuously, 10-clock transfer

In this mode, $\overline{\text{CS}}$ is active (low) between serial I/O CLOCK transfers and each transfer is 10 clocks long. After the initial conversion cycle, $\overline{\text{CS}}$ is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 4: fast mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

slow modes

In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and \overline{CS} has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within 9.5 µs after the tenth I/O clock falling edge.

mode 5: slow mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 6: slow mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.

address bits

The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or three internal test inputs).

analog inputs and test modes

The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.



analog inputs and test modes (continued)

Table 2. Analog-Channel-Select Address

ANALOG INPUT SELECTED	VALUE SHIFTED INTO ADDRESS INPUT					
SELECTED	BINARY	HEX				
A0	0000	0				
A1	0001	1				
A2	0010	2				
А3	0011	3				
A4	0100	4				
A5	0101	5				
A6	0110	6				
A7	0111	7				
A8	1000	8				
A9	1001	9				
A10	1010	Α				

Table 3. Test-Mode-Select Address

INTERNAL SELF-TEST	VALUE SHIFTE ADDRESS II		OUTPUT RESULT (HEX)‡				
VOLTAGE SELECTED [†]	BINARY HEX		()				
$\frac{V_{\text{ref+}} - V_{\text{ref-}}}{2}$	1011	В	200				
V _{ref} _	1100	С	000				
V _{ref+}	1101	D	3FF				

[†] V_{ref+} is the voltage applied to the REF+ input, and V_{ref-} is the voltage applied to the REF- input.

converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF-) voltage. In the switching sequence, 10 capacitors are examined separately until all 10 bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half V_{CC}), a 0 bit is placed in the output register and the 512-weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted.



[‡] The output results shown are the ideal values and vary with the reference stability and with internal offsets.

converter and analog input (continued)

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.




Figure 1. Simplified Model of the Successive-Approximation System

chip-select operation

The trailing edge of \overline{CS} starts all modes of operation and can abort a conversion sequence in any mode. A high-to-low transition on \overline{CS} within the specified time during an ongoing cycle aborts the cycle and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent \overline{CS} from being taken low close to the completion of the conversion, because the output data can be corrupted.

reference voltage inputs

There are two reference inputs used with the device: REF+ and REF-. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and at zero when the input signal is equal to or lower than REF-.



SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 6 V
Input voltage range, V ₁	. $-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output voltage range, V _O	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Positive reference voltage, V _{ref+}	V _{CC} + 0.1 V
Negative reference voltage, V _{ref}	–0.1 V
Peak input current (any input)	±20 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T _A	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	V	
Positive reference voltage, V _{ref+} (see N	ote 2)		Vcc		V
Negative reference voltage, V _{ref} (see N	Note 2)		0		V
Differential reference voltage, V _{ref+} - V _r	ef – (see Note 2)	2.5	VCC	V _{CC} +0.2	V
Analog input voltage (see Note 2)		0		Vcc	V
High-level control input voltage, VIH	V _{CC} = 4.5 V to 5.5 V	2			V
Low-level control input voltage, V _{IL}	V _{CC} = 4.5 V to 5.5 V			0.8	V
Setup time, address bits at data input be	fore I/O CLOCK↑, t _{Su(A)} (see Figure 4)	100			ns
Hold time, address bits after I/O CLOCK	1, th(A) (see Figure 4)	0			ns
Hold time, CS low after last I/O CLOCK	, t _{h(CS)} (see Figure 5)	0			ns
Setup time, CS low before clocking in first	st address bit, t _{Su(CS)} (see Note 3 and Figure 5)	1.425			μs
Clock frequency at I/O CLOCK (see Not	e 4)	0		2.1	MHz
Pulse duration, I/O CLOCK high, twH(I/O	0)	190			ns
Pulse duration, I/O CLOCK low, twL(I/O)	190			ns	
Transition time, I/O CLOCK, t _{t(I/O)} (see			1	μs	
Transition time, ADDRESS and CS, t _{t(C} ,			10	μs	
Operating free-air temperature, TA	TLC1542-EP, TLC1543-EP	-40		125	°C

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (0000000000). The device is functional with reference voltages down to 1 V (V_{ref+} - V_{ref-}); however, the electrical specifications are no longer applicable.
 - 3. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
 - 4. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge (≤ 2 V) at least 1 I/O CLOCK rising edge (≥ 2 V) must occur within 9.5 μs.
 - 5. This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 µs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



TLC1542-EP, TLC1543-EP 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V}$ to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

	PARAMET	ER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
V	High lavel evitors	t alta ma	$V_{CC} = 4.5 \text{ V},$	I _{OH} = −1.6 mA	2.4			V
VOH	High-level outpu	t voitage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -20 \mu A$	V _{CC} -0.1			V
.,	Laveland admid	11	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 1.6 \text{ mA}$			0.4	
VOL	Low-level output	voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OL} = 20 μA			0.1	V
	Off-state (high-in	npedance state)	$V_O = V_{CC}$	CS at V _{CC}			10	^
loz	output current		$V_0 = 0$,	CS at V _{CC}			-10	μΑ
lн	High-level input	current	$V_I = V_{CC}$			0.005	2.5	μΑ
IIL	Low-level input of	current	V _I = 0		-0.005	-2.5	μΑ	
ICC	Operating supply	current	CS at 0 V			0.8	2.5	mA
	Selected channe		Selected channel at V _{CC} ,	Unselected channel at 0 V			1	•
	current TLC1542-EP/ TLC1543-EP		Selected channel at 0 V,	Unselected channel at V _{CC}			-1	μΑ
	Maximum static reference curren	•	V _{ref+} = V _{CC} ,	V _{ref} – = GND			10	μА
C.	Input	Analog inputs				7	·	, E
Ci	capacitance	Control inputs				5		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V}$ to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
_		TLC1542-EP				±0.5	LSB
EL	Linearity error (see Note 6)	TLC1543-EP				±1	LSB
_	7 / / /	TLC1542-EP	See Note 2			±1	LSB
EZS	Zero-scale error (see Note 7)	TLC1543-EP	See Note 2			±1	LSB
_	Full code come (cod Note 7)	TLC1542-EP	See Note 2			±1	LSB
E _{FS}	Full-scale error (see Note 7)	TLC1543-EP	See Note 2			±1	LSB
	Total unadjusted array (see Note 9)	TLC1542-EP				±1	LSB
	Total unadjusted error (see Note 8)	TLC1543-EP				±1	LSB
		ADDRESS = 1011		512			
	Self-test output code (see Table 3 and	d Note 9)	ADDRESS = 1100		0		
			ADDRESS = 1101		1023		
t _{conv}	Conversion time	See timing diagrams			21	μs	
t _C	Total cycle time (access, sample, and	See timing diagrams and Note 10			21 +10 I/O CLOCK periods	μs	
^t acq	Channel acquisition time (sample)	See timing diagrams and Note 10			6	I/O CLOCK periods	
t _V	Valid time, DATA OUT remains valid a	after I/O CLOCK↓	See Figure 6	10			ns
t _d (I/O-DATA)	Delay time, I/O CLOCK↓ to DATA OU	T valid	See Figure 6			240	ns
td(I/O-EOC)	Delay time, tenth I/O CLOCK↓ to EO	C↓	See Figure 7		70	240	ns
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MS	B)	See Figure 8			100	ns
tpzh, tpzl	Enable time, CS↓ to DATA OUT (MSE	3 driven)	See Figure 3			1.3	μs
t _{PHZ} , t _{PLZ}	Disable time, CS↑ to DATA OUT (high	n impedance)	See Figure 3			150	ns
t _r (EOC)	Rise time, EOC	See Figure 8			300	ns	
t _f (EOC)	Fall time, EOC	See Figure 7			300	ns	
t _{r(DATA)}	Rise time, data bus	See Figure 6			300	ns	
t _f (DATA)	Fall time, data bus		See Figure 6			300	ns
td(I/O-CS)	Delay time, tenth I/O CLOCK↓ to CS√ (see Note 11)	to abort conversion				9	μs

† All typical values are at $T_A = 25^{\circ}$ C.

NOTES: 6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

- 7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.
- 8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
- 9. Both the input address and the output codes are expressed in positive logic.
- 10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6)
- 11. Any transitions of \overline{CS} are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 μs) after the transition.



PARAMETER MEASUREMENT INFORMATION





Figure 2. Load Circuits



ADDRESS 2 V 0.8 V th(A)

Address Valid

Figure 3. DATA OUT Enable and Disable Voltage Waveforms

Figure 4. ADDRESS Setup and Hold Time Voltage Waveforms




Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms




Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 7. I/O CLOCK and EOC Voltage Waveforms





Figure 8. EOC and DATA OUT Voltage Waveforms

timing diagrams




NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

Figure 9. Timing for 10-Clock Transfer Using CS



PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)




NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

Figure 10. Timing for 10-Clock Transfer Not Using CS



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{CS} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.
 - B. A low-to-high transition of $\overline{\text{CS}}$ disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.

Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion)



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after \overline{CS} before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.
 - B. The first I/O CLOCK must occur after the rising edge of EOC.

Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion)



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
 - B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.

Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion)




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
 - B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
 - C. The I/O CLOCK sequence is exactly 16 clock pulses long.

Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion)

APPLICATION INFORMATION



- NOTES: A. This curve is based on the assumption that V_{ref+} and V_{ref-} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0.0024 V and the transition to full scale (V_{FT}) is 4.908 V. 1 LSB = 4.8 mV.
 - B. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.

Figure 15. Ideal Conversion Characteristics




Figure 16. Serial Interface



APPLICATION INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to V_S within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by:

$$V_{C} = V_{S} \left(1 - e^{-t} c^{/R_{t}C_{i}} \right)$$
 (1)

where

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by:

$$V_C (1/2 LSB) = V_S - (V_S/2048)$$
 (2)

Equating equation 1 to equation 2 and solving for time t_C gives:

$$V_{S} - (V_{S}/2048) = V_{S} \left(1 - e^{-t} c^{/R_{t}C_{j}} \right)$$
(3)

and


$$t_{c} (1/2 LSB) = R_{t} \times C_{j} \times ln(2048)$$

$$\tag{4}$$

Therefore, with the values given the time for the analog input signal to settle is:

$$t_c (1/2 LSB) = (R_s + 1 k\Omega) \times 60 pF \times ln(2048)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



† Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R_S must be real at the input frequency.

Figure 17. Equivalent Input Circuit Including the Driving Source



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC1543QDWREP	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC1543QEP	Samples
V62/04647-01XE	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC1543QEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

OTHER QUALIFIED VERSIONS OF TLC1543-EP:


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2019

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC1543QDWREP	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2019



*All dimensions are nominal

Devic	e	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC1543QI	OWREP	SOIC	DW	20	2000	350.0	350.0	43.0



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated