

Stellaris® LM4F232H5BB Microcontroller

DATA SHEET

Copyright

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare® are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated
108 Wild Basin, Suite 350
Austin, TX 78746
http://www.ti.com/stellaris
http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm







Table of Contents

Revision His	story	39
About This I	Document	40
Audience		40
About This Ma	anual	40
Related Docur	ments	40
Documentation	n Conventions	41
1	Architectural Overview	43
1.1	Stellaris LM4F Series Overview	43
1.2	LM4F232H5BB Microcontroller Overview	46
1.3	LM4F232H5BB Microcontroller Features	49
1.3.1	ARM Cortex-M4F Processor Core	49
1.3.2	On-Chip Memory	51
1.3.3	Serial Communications Peripherals	53
1.3.4	System Integration	57
1.3.5	Advanced Motion Control	63
1.3.6	Analog	65
1.3.7	JTAG and ARM Serial Wire Debug	67
1.3.8	Packaging and Temperature	68
1.4	Hardware Details	68
2	The Cortex-M4F Processor	69
2.1	Block Diagram	70
2.2	Overview	71
2.2.1	System-Level Interface	71
2.2.2	Integrated Configurable Debug	71
2.2.3	Trace Port Interface Unit (TPIU)	72
2.2.4	Cortex-M4F System Component Details	72
2.3	Programming Model	73
2.3.1	Processor Mode and Privilege Levels for Software Execution	73
2.3.2	Stacks	74
2.3.3	Register Map	74
2.3.4	Register Descriptions	76
2.3.5	Exceptions and Interrupts	92
2.3.6	Data Types	92
2.4	Memory Model	92
2.4.1	Memory Regions, Types and Attributes	95
2.4.2	Memory System Ordering of Memory Accesses	95
2.4.3	Behavior of Memory Accesses	95
2.4.4	Software Ordering of Memory Accesses	96
2.4.5	Bit-Banding	97
2.4.6	Data Storage	100
2.4.7	Synchronization Primitives	100
2.5	Exception Model	101
2.5.1	Exception States	102
2.5.2	Exception Types	
2.5.3	Exception Handlers	107

2.5.4	Vector Table	107
2.5.5	Exception Priorities	108
2.5.6	Interrupt Priority Grouping	109
2.5.7	Exception Entry and Return	109
2.6	Fault Handling	112
2.6.1	Fault Types	113
2.6.2	Fault Escalation and Hard Faults	113
2.6.3	Fault Status Registers and Fault Address Registers	114
2.6.4	Lockup	
2.7	Power Management	
2.7.1	Entering Sleep Modes	
2.7.2	Wake Up from Sleep Mode	
2.7.3	The Wake-Up Interrupt Controller	
2.8	Instruction Set Summary	
3	Cortex-M4 Peripherals	
ა 3.1	Functional Description	
	System Timer (SysTick)	
3.1.1	Nested Vectored Interrupt Controller (NVIC)	
3.1.2	·	
3.1.3 3.1.4	System Control Block (SCB)	
3.1.4 3.1.5	Memory Protection Unit (MPU)	
3.2	Register Map	
3.3	System Timer (SysTick) Register Descriptions	
3.4	NVIC Register Descriptions	
3.5	System Control Block (SCB) Register Descriptions	
3.6 3.7	Memory Protection Unit (MPU) Register Descriptions	
_		
4	JTAG Interface	
4.1	Block Diagram	
4.2	Signal Description	
4.3	Functional Description	
4.3.1	JTAG Interface Pins	
4.3.2	JTAG TAP Controller	
4.3.3	Shift Registers	
4.3.4	Operational Considerations	
4.4	Initialization and Configuration	
4.5	Register Descriptions	
4.5.1	Instruction Register (IR)	
4.5.2	Data Registers	211
5	System Control	214
5.1	Signal Description	214
5.2	Functional Description	
5.2.1	Device Identification	214
5.2.2	Reset Control	215
5.2.3	Non-Maskable Interrupt	219
5.2.4	Power Control	220
5.2.5	Clock Control	221
5.2.6	System Control	228

5.3	Initialization and Configuration	230
5.4	Register Map	231
5.5	Register Descriptions	236
6	System Exception Module	514
6.1	Functional Description	
6.2	Register Map	
6.3	Register Descriptions	
7	Hibernation Module	
7.1	Block Diagram	
7.2	Signal Description	
7.3	Functional Description	
7.3.1	Register Access Timing	
7.3.2	Hibernation Clock Source	
7.3.3	System Implementation	
7.3.4	Battery Management	
7.3.5	Real-Time Clock	
7.3.6	Battery-Backed Memory	
7.3.7	Power Control Using HIB	
7.3.8	Power Control Using VDD3ON Mode	
7.3.9	Initiating Hibernate	
7.3.10	Waking from Hibernate	
7.3.11	Arbitrary Power Removal	
7.3.12	Interrupts and Status	
7.4	Initialization and Configuration	
7.4.1	Initialization	
7.4.2	RTC Match Functionality (No Hibernation)	
7.4.3	RTC Match/Wake-Up from Hibernation	
7.4.4	External Wake-Up from Hibernation	
7.4.5	RTC or External Wake-Up from Hibernation	
7.5	Register Map	
7.6	Register Descriptions	
8	Internal Memory	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	SRAM	
8.2.2	ROM	
8.2.3	Flash Memory	
8.2.4	EEPROM	
8.3	Register Map	
8.4	Flash Memory Register Descriptions (Flash Control Offset)	
8.5	EEPROM Register Descriptions (EEPROM Offset)	
8.6	Memory Register Descriptions (System Control Offset)	
9	Micro Direct Memory Access (µDMA)	
9 .1	Block Diagram	
9.2	Functional Description	
9.2.1	Channel Assignments	
9.2.2	Priority	
J	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	~

9.2.3	Arbitration Size	613
9.2.4	Request Types	614
9.2.5	Channel Configuration	614
9.2.6	Transfer Modes	616
9.2.7	Transfer Size and Increment	624
9.2.8	Peripheral Interface	624
9.2.9	Software Request	624
9.2.10	Interrupts and Errors	625
9.3	Initialization and Configuration	
9.3.1	Module Initialization	
9.3.2	Configuring a Memory-to-Memory Transfer	626
9.3.3	Configuring a Peripheral for Simple Transmit	
9.3.4	Configuring a Peripheral for Ping-Pong Receive	
9.3.5	Configuring Channel Assignments	
9.4	Register Map	
9.5	μDMA Channel Control Structure	
9.6	μDMA Register Descriptions	
10	General-Purpose Input/Outputs (GPIOs)	
10.1	Signal Description	
10.1	Functional Description	
10.2.1	Data Control	
10.2.1	Interrupt Control	
10.2.2	Mode Control	
10.2.3	Commit Control	
10.2.4	Pad Control	
10.2.5	Identification	
10.2.0	Initialization and Configuration	
10.3	Register Map	
10.5	Register Descriptions	
	-	
11	General-Purpose Timers	
11.1	Block Diagram	
11.2	Signal Description	
11.3	Functional Description	
11.3.1	GPTM Reset Conditions	
11.3.2	Timer Modes	
11.3.3	Wait-for-Trigger Mode	
11.3.4	Synchronizing GP Timer Blocks	
11.3.5	DMA Operation	
11.3.6	Accessing Concatenated 16/32-Bit GPTM Register Values	
11.3.7	Accessing Concatenated 32/64-Bit Wide GPTM Register Values	
11.4	Initialization and Configuration	
11.4.1	One-Shot/Periodic Timer Mode	
11.4.2	Real-Time Clock (RTC) Mode	
11.4.3	Input Edge-Count Mode	
11.4.4	Input Edge Timing Mode	
11.4.5	PWM Mode	
11.5	Register Map	
11.6	Register Descriptions	757

12	Watchdog Timers	804
12.1	Block Diagram	
12.2	Functional Description	805
12.2.1	Register Access Timing	806
12.3	Initialization and Configuration	806
12.4	Register Map	806
12.5	Register Descriptions	807
13	Analog-to-Digital Converter (ADC)	829
13.1	Block Diagram	
13.2	Signal Description	
13.3	Functional Description	
13.3.1	Sample Sequencers	
13.3.2	Module Control	
	Hardware Sample Averaging Circuit	
	Analog-to-Digital Converter	
	Differential Sampling	
	Internal Temperature Sensor	
13.3.7	Digital Comparator Unit	
13.4	Initialization and Configuration	
13.4.1	Module Initialization	
13.4.2	Sample Sequencer Configuration	
13.5	Register Map	847
13.6	Register Descriptions	
14	Universal Asynchronous Receivers/Transmitters (UARTs)	918
14.1	Block Diagram	
14.2	Signal Description	
14.3	Functional Description	
14.3.1	Transmit/Receive Logic	
	Baud-Rate Generation	
	Data Transmission	
	Serial IR (SIR)	
	ISO 7816 Support	
	Modem Handshake Support	
	LIN Support	
	9-Bit UART Mode	
14.3.9	FIFO Operation	927
14.3.10	Interrupts	927
14.3.11	Loopback Operation	928
14.3.12	DMA Operation	928
14.4	Initialization and Configuration	929
14.5	Register Map	930
14.6	Register Descriptions	931
15	Synchronous Serial Interface (SSI)	985
15.1	Block Diagram	
15.2	Signal Description	
15.3	Functional Description	
15.3.1	Bit Rate Generation	988
15.3.2	FIFO Operation	988

15.3.3	Interrupts	988
15.3.4	Frame Formats	989
15.3.5	DMA Operation	996
15.4	Initialization and Configuration	997
15.5	Register Map	998
15.6	Register Descriptions	
16	Inter-Integrated Circuit (I ² C) Interface	
16.1	Block Diagram	
16.2	Signal Description	
16.3	Functional Description	
16.3.1	I ² C Bus Functional Overview	
	Available Speed Modes	
	Interrupts	
16.3.3 16.3.4	Loopback Operation	
16.3.4	·	
16.3.5	Command Sequence Flow Charts	
-	Initialization and Configuration	
16.5	Register Map	
16.6	Register Descriptions (I ² C Master)	
16.7	Register Descriptions (I ² C Slave)	
16.8	Register Descriptions (I ² C Status and Control)	
17	Controller Area Network (CAN) Module	1073
17.1	Block Diagram	1074
17.2	Signal Description	1074
17.3	Functional Description	1075
17.3.1	Initialization	1076
17.3.2	Operation	1077
17.3.3	Transmitting Message Objects	1078
17.3.4	Configuring a Transmit Message Object	1078
17.3.5	Updating a Transmit Message Object	1079
17.3.6	Accepting Received Message Objects	1080
17.3.7	Receiving a Data Frame	1080
17.3.8	Receiving a Remote Frame	1080
17.3.9	Receive/Transmit Priority	1081
17.3.10	Configuring a Receive Message Object	1081
17.3.11	Handling of Received Message Objects	1082
17.3.12	Handling of Interrupts	1084
17.3.13	Test Mode	1085
17.3.14	Bit Timing Configuration Error Considerations	1087
17.3.15	Bit Time and Bit Rate	1087
17.3.16	Calculating the Bit Timing Parameters	1089
17.4	Register Map	1092
17.5	CAN Register Descriptions	
18	Universal Serial Bus (USB) Controller	
18.1	Block Diagram	
18.2	Signal Description	
18.3	Functional Description	
18.3.1	Operation as a Device	1126 1126

18.3.2	Operation as a Host	. 1131
18.3.3	OTG Mode	. 1135
18.3.4	DMA Operation	. 1137
18.4	Initialization and Configuration	. 1138
18.4.1	Pin Configuration	. 1138
18.4.2	Endpoint Configuration	. 1139
18.5	Register Map	. 1139
18.6	Register Descriptions	. 1145
19	Analog Comparators	. 1239
19.1	Block Diagram	
19.2	Signal Description	
19.3	Functional Description	
19.3.1	Internal Reference Programming	
19.4	Initialization and Configuration	
19.5	Register Map	
19.6	Register Descriptions	. 1244
20	Pulse Width Modulator (PWM)	
20.1	Block Diagram	
20.2	Signal Description	
20.3	Functional Description	
20.3.1	PWM Timer	
	PWM Comparators	
	PWM Signal Generator	
	Dead-Band Generator	
	Synchronization Methods	
	Fault Conditions	
20.3.8	Output Control Block	
20.4	Initialization and Configuration	
20.5	Register Map	
20.6	Register Descriptions	
21	Quadrature Encoder Interface (QEI)	1334
21.1	Block Diagram	
21.2	Signal Description	
21.3	Functional Description	
21.4	Initialization and Configuration	
21.5	Register Map	
21.6	Register Descriptions	
22	Pin Diagram	
23	Signal Tables	
23.1	Connections for Unused Signals	
24		
	Operating Characteristics	
25	Electrical Characteristics	
25.1	Maximum Ratings	
25.2	Recommended Operating Conditions	
25.3	Load Conditions	
25.4	JTAG and Boundary Scan	. 1411

25.5	Power and Brown-Out	1412
25.6	Reset	1413
25.7	On-Chip Low Drop-Out (LDO) Regulator	1414
25.8	Clocks	1415
25.8.1	PLL Specifications	1415
25.8.2	PIOSC Specifications	1416
25.8.3	Internal 30-kHz Oscillator Specifications	1416
25.8.4	Hibernation Clock Source Specifications	1416
25.8.5	Main Oscillator Specifications	1417
25.8.6	System Clock Specification with ADC Operation	1419
25.8.7	System Clock Specification with USB Operation	1419
25.9	Sleep Modes	
25.10	Hibernation Module	
25.11	Flash Memory and EEPROM	1421
25.12	GPIO Module	
25.13	Analog-to-Digital Converter (ADC)	
25.14	Synchronous Serial Interface (SSI)	
25.15	Inter-Integrated Circuit (I ² C) Interface	
25.16	Universal Serial Bus (USB) Controller	
25.17	Analog Comparator	
25.18	Current Consumption	
25.18.1	Preliminary Current Consumption	1428
A	Register Quick Reference	1431
В	Ordering and Contact Information	1486
B.1	Ordering Information	1486
B.2	Part Markings	1486
B.3	Kits	1486
B.4	Support Information	1487
С	Package Information	1488
C.1	157-Ball BGA Package	
C.1.1	Package Dimensions	

List of Figures

Figure 1-1.	Stellaris LM4F Block Diagram	44
Figure 1-2.	Stellaris LM4F232H5BB Microcontroller High-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	
Figure 2-3.	Cortex-M4F Register Set	
Figure 2-4.	Bit-Band Mapping	
Figure 2-5.	Data Storage	
Figure 2-6.	Vector Table	
Figure 2-7.	Exception Stack Frame	111
Figure 3-1.	SRD Use Example	130
Figure 3-2.	FPU Register Bank	
Figure 4-1.	JTAG Module Block Diagram	203
Figure 4-2.	Test Access Port State Machine	206
Figure 4-3.	IDCODE Register Format	212
Figure 4-4.	BYPASS Register Format	212
Figure 4-5.	Boundary Scan Register Format	213
Figure 5-1.	Basic RST Configuration	
Figure 5-2.	External Circuitry to Extend Power-On Reset	217
Figure 5-3.	Reset Circuit Controlled by Switch	218
Figure 5-4.	Power Architecture	221
Figure 5-5.	Main Clock Tree	223
Figure 5-6.	Module Clock Selection	230
Figure 7-1.	Hibernation Module Block Diagram	523
Figure 7-2.	Using a Crystal as the Hibernation Clock Source with a Single Battery Source	526
Figure 7-3.	Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON	
	Mode	526
Figure 7-4.	Using a Regulator for Both V _{DD} and V _{BAT}	527
Figure 8-1.	Internal Memory Block Diagram	552
Figure 8-2.	EEPROM Block Diagram	553
Figure 9-1.	μDMA Block Diagram	611
Figure 9-2.	Example of Ping-Pong µDMA Transaction	617
Figure 9-3.	Memory Scatter-Gather, Setup and Configuration	619
Figure 9-4.	Memory Scatter-Gather, µDMA Copy Sequence	620
Figure 9-5.	Peripheral Scatter-Gather, Setup and Configuration	622
Figure 9-6.	Peripheral Scatter-Gather, µDMA Copy Sequence	623
Figure 10-1.	Digital I/O Pads	
Figure 10-2.	Analog/Digital I/O Pads	680
Figure 10-3.	GPIODATA Write Example	681
Figure 10-4.	GPIODATA Read Example	681
Figure 11-1.	GPTM Module Block Diagram	
Figure 11-2.	Reading the RTC Value	
Figure 11-3.	Input Edge-Count Mode Example, Counting Down	745
Figure 11-4.	16-Bit Input Edge-Time Mode Example	
Figure 11-5.	16-Bit PWM Mode Example	
Figure 11-6.	CCP Output, GPTMTnMATCHR > GPTMTnILR	748
	CCP Output, GPTMTnMATCHR = GPTMTnILR	

Figure 11-8.	CCP Output, GPTMTnILR > GPTMTnMATCHR	749
Figure 11-9.	Timer Daisy Chain	750
Figure 12-1.	WDT Module Block Diagram	805
Figure 13-1.	Implementation of Two ADC Blocks	830
Figure 13-2.	ADC Module Block Diagram	
Figure 13-3.	ADC Sample Phases	
Figure 13-4.	Doubling the ADC Sample Rate	835
Figure 13-5.	Skewed Sampling	
Figure 13-6.	Sample Averaging Example	837
Figure 13-7.	ADC Input Equivalency Diagram	
Figure 13-8.	ADC Voltage Reference	838
Figure 13-9.	ADC Conversion Result	839
Figure 13-10.	Differential Voltage Representation	841
	Internal Temperature Sensor Characteristic	
-	Low-Band Operation (CIC=0x0 and/or CTC=0x0)	
Figure 13-13.	Mid-Band Operation (CIC=0x1 and/or CTC=0x1)	845
Figure 13-14.	High-Band Operation (CIC=0x3 and/or CTC=0x3)	846
Figure 14-1.		
Figure 14-2.	UART Character Frame	921
Figure 14-3.	IrDA Data Modulation	923
Figure 14-4.	LIN Message	
Figure 14-5.	LIN Synchronization Field	
Figure 15-1.	SSI Module Block Diagram	
Figure 15-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 15-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 15-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 15-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 15-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 15-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 15-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 15-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
•	MICROWIRE Frame Format (Single Frame)	
•	MICROWIRE Frame Format (Continuous Transfer)	
-	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
•	I ² C Block Diagram	1029
•	I ² C Bus Configuration	
Figure 16-3.	START and STOP Conditions	
Figure 16-4.	Complete Data Transfer with a 7-Bit Address	
Figure 16-5.	R/S Bit in First Byte	
Figure 16-6.	Data Validity During Bit Transfer on the I ² C Bus	
Figure 16-7.	Master Single TRANSMIT	
Figure 16-8.	Master Single RECEIVE	
Figure 16-9.	Master TRANSMIT with Repeated START	
-	Master RECEIVE with Repeated START	
	Master RECEIVE with Repeated START after TRANSMIT with Repeated	
Figure 16 10	START	1041
rigule 16-12.	Master TRANSMIT with Repeated START after RECEIVE with Repeated	1042

Slave Command Sequence	1043
CAN Controller Block Diagram	1074
CAN Data/Remote Frame	1076
Message Objects in a FIFO Buffer	1084
CAN Bit Time	1088
USB Module Block Diagram	1125
Analog Comparator Module Block Diagram	1240
Comparator Internal Reference Structure	1242
PWM Module Diagram	1256
PWM Generator Block Diagram	1256
PWM Count-Down Mode	1260
PWM Count-Up/Down Mode	1260
PWM Generation Example In Count-Up/Down Mode	1261
PWM Dead-Band Generator	1261
QEI Block Diagram	1335
Quadrature Encoder and Velocity Predivider Operation	1337
157-Ball BGA Package Pin Diagram (Top View)	1356
Load Conditions	1410
JTAG Test Clock Input Timing	1411
JTAG Test Access Port (TAP) Timing	1412
Power-On and Brown-Out Reset and Voltage Parameters	1413
Brown-Out Reset Timing	1413
External Reset Timing (RST)	1414
Software Reset Timing	1414
Watchdog Reset Timing	1414
MOSC Failure Reset Timing	1414
Hibernation Module Timing	1420
ADC External Reference Filtering	1424
ADC Input Equivalency Diagram	1425
	1426
SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
I ² C Timing	
Stellaris LM4F232H5BB 157-Ball BGA Package Dimensions	1489
	CAN Controller Block Diagram CAN Data/Remote Frame Message Objects in a FIFO Buffer CAN Bit Time USB Module Block Diagram Analog Comparator Module Block Diagram Structure of Comparator Unit Comparator Internal Reference Structure PWM Module Diagram PWM Generator Block Diagram PWM Count-Down Mode PWM Count-Up/Down Mode PWM Count-Up/Down Mode PWM Dead-Band Generator QEI Block Diagram Quadrature Encoder and Velocity Predivider Operation 157-Ball BGA Package Pin Diagram (Top View) Load Conditions JTAG Test Clock Input Timing JTAG Test Access Port (TAP) Timing Power-On and Brown-Out Reset and Voltage Parameters Brown-Out Reset Timing External Reset Timing Watchdog Reset Timing MOSC Failure Reset Timing Hibernation Module Timing ADC External Reference Filtering ADC Input Equivalency Diagram SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement SSI Timing for SPI Frame Format (FRF=00), with SPH=1 I²C Timing

List of Tables

Table 1.	Revision History	39
Table 2.	Documentation Conventions	41
Table 1-1.	Stellaris LM4F Device Series	44
Table 1-2.	Stellaris LM4F230 Series	44
Table 1-3.	Stellaris LM4F Family of Devices	45
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	74
Table 2-2.	Processor Register Map	75
Table 2-3.	PSR Register Combinations	81
Table 2-4.	Memory Map	92
Table 2-5.	Memory Access Behavior	96
Table 2-6.	SRAM Memory Bit-Banding Regions	98
Table 2-7.	Peripheral Memory Bit-Banding Regions	98
Table 2-8.	Exception Types	103
Table 2-9.	Interrupts	104
Table 2-10.	Exception Return Behavior	112
Table 2-11.	Faults	113
Table 2-12.	Fault Status and Fault Address Registers	114
Table 2-13.	Cortex-M4F Instruction Summary	116
Table 3-1.	Core Peripheral Register Regions	124
Table 3-2.	Memory Attributes Summary	128
Table 3-3.	TEX, S, C, and B Bit Field Encoding	130
Table 3-4.	Cache Policy for Memory Attribute Encoding	131
Table 3-5.	AP Bit Field Encoding	
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	132
Table 3-7.	QNaN and SNaN Handling	135
Table 3-8.	Peripherals Register Map	136
Table 3-9.	Interrupt Priority Levels	166
Table 3-10.	Example SIZE Field Values	194
Table 4-1.	JTAG_SWD_SWO Signals (157BGA)	203
Table 4-2.	JTAG Port Pins State after Power-On Reset or RST assertion	204
Table 4-3.	JTAG Instruction Register Commands	
Table 5-1.	System Control & Clocks Signals (157BGA)	214
Table 5-2.	Reset Sources	215
Table 5-3.	Clock Source Options	
Table 5-4.	Possible System Clock Frequencies Using the SYSDIV Field	224
Table 5-5.	Examples of Possible System Clock Frequencies Using the SYSDIV2 Field	225
Table 5-6.	Examples of Possible System Clock Frequencies with DIV400=1	225
Table 5-7.	System Control Register Map	
Table 5-8.	RCC2 Fields that Override RCC Fields	289
Table 6-1.	System Exception Register Map	514
Table 7-1.	Hibernate Signals (157BGA)	
Table 7-2.	Counter Behavior with a TRIM Value of 0x8003	528
Table 7-3.	Counter Behavior with a TRIM Value of 0x7FFC	529
Table 7-4.	Hibernation Module Clock Operation	532
Table 7-5.	Hibernation Module Register Map	534
Table 8-1.	Flash Memory Protection Policy Combinations	556

Table 8-2.	User-Programmable Flash Memory Resident Registers	560
Table 8-3.	Flash Register Map	565
Table 9-1.	μDMA Channel Assignments	612
Table 9-2.	Request Type Support	614
Table 9-3.	Control Structure Memory Map	615
Table 9-4.	Channel Control Structure	615
Table 9-5.	μDMA Read Example: 8-Bit Peripheral	624
Table 9-6.	μDMA Interrupt Assignments	625
Table 9-7.	Channel Control Structure Offsets for Channel 30	626
Table 9-8.	Channel Control Word Configuration for Memory Transfer Example	626
Table 9-9.	Channel Control Structure Offsets for Channel 7	627
Table 9-10.	Channel Control Word Configuration for Peripheral Transmit Example	628
Table 9-11.	Primary and Alternate Channel Control Structure Offsets for Channel 8	629
Table 9-12.	Channel Control Word Configuration for Peripheral Ping-Pong Receive Example	630
Table 9-13.	μDMA Register Map	
Table 10-1.	GPIO Pins With Non-Zero Reset Values	
Table 10-2.	GPIO Pins and Alternate Functions (157BGA)	
Table 10-3.	GPIO Pad Configuration Examples	
Table 10-4.	GPIO Interrupt Configuration Example	
Table 10-5.	GPIO Pins With Non-Zero Reset Values	
Table 10-6.	GPIO Register Map	
Table 10-7.	GPIO Pins With Non-Zero Reset Values	
Table 10-8.	GPIO Pins With Non-Zero Reset Values	
Table 10-9.	GPIO Pins With Non-Zero Reset Values	707
Table 10-10.	GPIO Pins With Non-Zero Reset Values	710
Table 10-11.	GPIO Pins With Non-Zero Reset Values	717
Table 11-1.	Available CCP Pins	735
Table 11-2.	General-Purpose Timers Signals (157BGA)	736
Table 11-3.	General-Purpose Timer Capabilities	
Table 11-4.	Counter Values When the Timer is Enabled in Periodic or One-Shot Modes	740
Table 11-5.	16-Bit Timer With Prescaler Configurations	
Table 11-6.	32-Bit Timer (configured in 32/64-bit mode) With Prescaler Configurations	741
Table 11-7.	Counter Values When the Timer is Enabled in RTC Mode	742
Table 11-8.	Counter Values When the Timer is Enabled in Input Edge-Count Mode	744
Table 11-9.	Counter Values When the Timer is Enabled in Input Event-Count Mode	745
Table 11-10.	Counter Values When the Timer is Enabled in PWM Mode	746
Table 11-11.	Timeout Actions for GPTM Modes	750
Table 11-12.	Timers Register Map	756
Table 12-1.	Watchdog Timers Register Map	
Table 13-1.	ADC Signals (157BGA)	831
Table 13-2.	Samples and FIFO Depth of Sequencers	833
Table 13-3.	Differential Sampling Pairs	840
Table 13-4.	ADC Register Map	847
Table 14-1.	UART Signals (157BGA)	
Table 14-2.	Flow Control Mode	
Table 14-3.	UART Register Map	930
Table 15-1.	SSI Signals (157BGA)	987

Table 15-2.	SSI Register Map	998
Table 16-1.	I2C Signals (157BGA)	1029
Table 16-2.	Examples of I ² C Master Timer Period versus Speed Mode	1034
Table 16-3.	Examples of I ² C Master Timer Period in High-Speed Mode	1035
Table 16-4.	Inter-Integrated Circuit (I ² C) Interface Register Map	1044
Table 16-5.	Write Field Decoding for I2CMCS[3:0] Field	1050
Table 17-1.	Controller Area Network Signals (157BGA)	1075
Table 17-2.	Message Object Configurations	1081
Table 17-3.	CAN Protocol Ranges	1088
Table 17-4.	CANBIT Register Values	1088
Table 17-5.	CAN Register Map	1092
Table 18-1.	USB Signals (157BGA)	1125
Table 18-2.	Remainder (MAXLOAD/4)	1137
Table 18-3.	Actual Bytes Read	1137
Table 18-4.	Packet Sizes That Clear RXRDY	1138
Table 18-5.	Universal Serial Bus (USB) Controller Register Map	1139
Table 19-1.	Analog Comparators Signals (157BGA)	
Table 19-2.	Internal Reference Voltage and ACREFCTL Field Values	
Table 19-3.	Analog Comparators Register Map	
Table 20-1.	PWM Signals (157BGA)	
Table 20-2.	PWM Register Map	1265
Table 21-1.	QEI Signals (157BGA)	1335
Table 21-2.	QEI Register Map	
Table 23-1.	GPIO Pins With Default Alternate Functions	
Table 23-2.	Signals by Pin Number	1358
Table 23-3.	Signals by Signal Name	
Table 23-4.	Signals by Function, Except for GPIO	
Table 23-5.	GPIO Pins and Alternate Functions	
Table 23-6.	Possible Pin Assignments for Alternate Functions	
Table 23-7.	Connections for Unused Signals (157-Ball BGA)	
Table 24-1.	Temperature Characteristics	1408
Table 24-2.	Thermal Characteristics	1408
Table 24-3.	ESD Absolute Maximum Ratings	
Table 25-1.	Maximum Ratings	1409
Table 25-2.	Recommended DC Operating Conditions	1409
Table 25-3.	GPIO Current Restrictions	
Table 25-4.	GPIO Package Side Assignments	1410
Table 25-5.	JTAG Characteristics	
Table 25-6.	Power Characteristics	1412
Table 25-7.	Reset Characteristics	1413
Table 25-8.	LDO Regulator Characteristics	1414
Table 25-9.	Phase Locked Loop (PLL) Characteristics	1415
Table 25-10.	Actual PLL Frequency	
Table 25-11.	PIOSC Clock Characteristics	
Table 25-12.	30-kHz Clock Characteristics	
Table 25-13.	HIB Oscillator Input Characteristics	
Table 25-14.	Main Oscillator Input Characteristics	
	Supported MOSC Crystal Frequencies	1418

Table 25-16.	System Clock Characteristics with ADC Operation	1419
Table 25-17.	System Clock Characteristics with USB Operation	1419
Table 25-18.	Sleep Modes AC Characteristics	1419
Table 25-19.	Hibernation Module Battery Characteristics	1420
Table 25-20.	Hibernation Module AC Characteristics	1420
Table 25-21.	Flash Memory Characteristics	1421
Table 25-22.	EEPROM Characteristics	1421
Table 25-23.	GPIO Module Characteristics	1422
Table 25-24.	ADC Electrical Characteristics	1422
Table 25-25.	SSI Characteristics	1425
Table 25-26.	I ² C Characteristics	1427
Table 25-27.	Analog Comparator Characteristics	1428
Table 25-28.	Analog Comparator Voltage Reference Characteristics	1428
Table 25-29.	Preliminary Current Consumption	
Table B-1.	Part Ordering Information	1486

List of Registers

The Cortex	-M4F Processor	69
Register 1:	Cortex General-Purpose Register 0 (R0)	
Register 2:	Cortex General-Purpose Register 1 (R1)	77
Register 3:	Cortex General-Purpose Register 2 (R2)	77
Register 4:	Cortex General-Purpose Register 3 (R3)	77
Register 5:	Cortex General-Purpose Register 4 (R4)	77
Register 6:	Cortex General-Purpose Register 5 (R5)	77
Register 7:	Cortex General-Purpose Register 6 (R6)	77
Register 8:	Cortex General-Purpose Register 7 (R7)	
Register 9:	Cortex General-Purpose Register 8 (R8)	
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	77
Register 14:	Stack Pointer (SP)	78
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	
Register 22:	Floating-Point Status Control (FPSC)	90
Cortex-M4	Peripherals	
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	
Register 2:	SysTick Reload Value Register (STRELOAD), offset 0x014	
Register 3:	SysTick Current Value Register (STCURRENT), offset 0x018	
Register 4:	Interrupt 0-31 Set Enable (EN0), offset 0x100	
Register 5:	Interrupt 32-63 Set Enable (EN1), offset 0x104	
Register 6:	Interrupt 64-95 Set Enable (EN2), offset 0x108	
Register 7:	Interrupt 96-127 Set Enable (EN3), offset 0x10C	
Register 8:	Interrupt 128-131 Set Enable (EN4), offset 0x110	
Register 9:	Interrupt 0-31 Clear Enable (DIS0), offset 0x180	
Register 10:	Interrupt 32-63 Clear Enable (DIS1), offset 0x184	
Register 11:	Interrupt 64-95 Clear Enable (DIS2), offset 0x188	
Register 12:	Interrupt 96-127 Clear Enable (DIS3), offset 0x18C	
Register 13:	Interrupt 128-131 Clear Enable (DIS4), offset 0x190	
Register 14:	Interrupt 0-31 Set Pending (PEND0), offset 0x200	
Register 15:	Interrupt 32-63 Set Pending (PEND1), offset 0x204	
Register 16:	Interrupt 64-95 Set Pending (PEND2), offset 0x208	
Register 17:	Interrupt 96-127 Set Pending (PEND3), offset 0x20C	
Register 18:	Interrupt 128-131 Set Pending (PEND4), offset 0x210	
Register 19:		
-	Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280	
Register 20: Register 21:	Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280	150

Register 22:	Interrupt 96-127 Clear Pending (UNPEND3), offset 0x28C	150
Register 23:	Interrupt 128-131 Clear Pending (UNPEND4), offset 0x290	151
Register 24:	Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300	152
Register 25:	Interrupt 32-63 Active Bit (ACTIVE1), offset 0x304	152
Register 26:	Interrupt 64-95 Active Bit (ACTIVE2), offset 0x308	152
Register 27:	Interrupt 96-127 Active Bit (ACTIVE3), offset 0x30C	152
Register 28:	Interrupt 128-131 Active Bit (ACTIVE4), offset 0x310	153
Register 29:	Interrupt 0-3 Priority (PRI0), offset 0x400	154
Register 30:	Interrupt 4-7 Priority (PRI1), offset 0x404	154
Register 31:	Interrupt 8-11 Priority (PRI2), offset 0x408	154
Register 32:	Interrupt 12-15 Priority (PRI3), offset 0x40C	154
Register 33:	Interrupt 16-19 Priority (PRI4), offset 0x410	154
Register 34:	Interrupt 20-23 Priority (PRI5), offset 0x414	154
Register 35:	Interrupt 24-27 Priority (PRI6), offset 0x418	154
Register 36:	Interrupt 28-31 Priority (PRI7), offset 0x41C	154
Register 37:	Interrupt 32-35 Priority (PRI8), offset 0x420	154
Register 38:	Interrupt 36-39 Priority (PRI9), offset 0x424	154
Register 39:	Interrupt 40-43 Priority (PRI10), offset 0x428	154
Register 40:	Interrupt 44-47 Priority (PRI11), offset 0x42C	154
Register 41:	Interrupt 48-51 Priority (PRI12), offset 0x430	154
Register 42:	Interrupt 52-55 Priority (PRI13), offset 0x434	154
Register 43:	Interrupt 56-59 Priority (PRI14), offset 0x438	154
Register 44:	Interrupt 60-63 Priority (PRI15), offset 0x43C	154
Register 45:	Interrupt 64-67 Priority (PRI16), offset 0x440	
Register 46:	Interrupt 68-71 Priority (PRI17), offset 0x444	156
Register 47:	Interrupt 72-75 Priority (PRI18), offset 0x448	156
Register 48:	Interrupt 76-79 Priority (PRI19), offset 0x44C	156
Register 49:	Interrupt 80-83 Priority (PRI20), offset 0x450	156
Register 50:	Interrupt 84-87 Priority (PRI21), offset 0x454	156
Register 51:	Interrupt 88-91 Priority (PRI22), offset 0x458	156
Register 52:	Interrupt 92-95 Priority (PRI23), offset 0x45C	156
Register 53:	Interrupt 96-99 Priority (PRI24), offset 0x460	156
Register 54:	Interrupt 100-103 Priority (PRI25), offset 0x464	156
Register 55:	Interrupt 104-107 Priority (PRI26), offset 0x468	156
Register 56:	Interrupt 108-111 Priority (PRI27), offset 0x46C	156
Register 57:	Interrupt 112-115 Priority (PRI28), offset 0x470	
Register 58:	Interrupt 116-119 Priority (PRI29), offset 0x474	156
Register 59:	Interrupt 120-123 Priority (PRI30), offset 0x478	156
Register 60:	Interrupt 124-127 Priority (PRI31), offset 0x47C	156
Register 61:	Interrupt 128-131 Priority (PRI32), offset 0x480	156
Register 62:	Software Trigger Interrupt (SWTRIG), offset 0xF00	158
Register 63:	Auxiliary Control (ACTLR), offset 0x008	
Register 64:	CPU ID Base (CPUID), offset 0xD00	161
Register 65:	Interrupt Control and State (INTCTRL), offset 0xD04	162
Register 66:	Vector Table Offset (VTABLE), offset 0xD08	165
Register 67:	Application Interrupt and Reset Control (APINT), offset 0xD0C	166
Register 68:	System Control (SYSCTRL), offset 0xD10	168
Register 69:	Configuration and Control (CFGCTRL), offset 0xD14	170

Register 70:	System Handler Priority 1 (SYSPRI1), offset 0xD18	172
Register 71:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	173
Register 72:	System Handler Priority 3 (SYSPRI3), offset 0xD20	174
Register 73:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	175
Register 74:	Configurable Fault Status (FAULTSTAT), offset 0xD28	179
Register 75:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	185
Register 76:	Memory Management Fault Address (MMADDR), offset 0xD34	186
Register 77:	Bus Fault Address (FAULTADDR), offset 0xD38	187
Register 78:	MPU Type (MPUTYPE), offset 0xD90	188
Register 79:	MPU Control (MPUCTRL), offset 0xD94	189
Register 80:	MPU Region Number (MPUNUMBER), offset 0xD98	191
Register 81:	MPU Region Base Address (MPUBASE), offset 0xD9C	192
Register 82:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	192
Register 83:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	192
Register 84:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	192
Register 85:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	194
Register 86:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	194
Register 87:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	194
Register 88:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	194
Register 89:	Coprocessor Access Control (CPAC), offset 0xD88	197
Register 90:	Floating-Point Context Control (FPCC), offset 0xF34	198
Register 91:	Floating-Point Context Address (FPCA), offset 0xF38	200
Register 92:	Floating-Point Default Status Control (FPDSC), offset 0xF3C	201
System Co	ntrol	214
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	
Register 3:	Device Capabilities 0 (DC0), offset 0x008	
Register 4:	Device Capabilities 1 (DC1), offset 0x010	
Register 5:	Device Capabilities 2 (DC2), offset 0x014	
Register 6:	Device Capabilities 3 (DC3), offset 0x018	
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	
Register 8:	Device Capabilities 5 (DC5), offset 0x020	
Register 9:	Device Capabilities 6 (DC6), offset 0x024	
Register 10:	Device Capabilities 7 (DC7), offset 0x028	
Register 11:	Device Capabilities 8 (DC8), offset 0x02C	
Register 12:	Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 13:	Software Reset Control 0 (SRCR0), offset 0x040	
Register 14:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 15:	Software Reset Control 2 (SRCR2), offset 0x048	
Register 16:	Raw Interrupt Status (RIS), offset 0x050	
Register 17:	Interrupt Mask Control (IMC), offset 0x054	
Register 18:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 19:	Reset Cause (RESC), offset 0x05C	
Register 20:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 21:	GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C	
Register 22:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 23:	Main Oscillator Control (MOSCCTL), offset 0x07C	
Register 24:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	

Register 25:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	296
Register 26:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	300
Register 27:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	303
Register 28:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	306
Register 29:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	310
Register 30:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 31:	Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	316
Register 32:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	
Register 33:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	323
Register 34:	System Properties (SYSPROP), offset 0x14C	325
Register 35:	Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150	326
Register 36:	Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154	328
Register 37:	PLL Frequency 0 (PLLFREQ0), offset 0x160	329
Register 38:	PLL Frequency 1 (PLLFREQ1), offset 0x164	
Register 39:	PLL Status (PLLSTAT), offset 0x168	331
Register 40:	Device Capabilities 9 (DC9), offset 0x190	332
Register 41:	Non-Volatile Memory Information (NVMSTAT), offset 0x1A0	
Register 42:	Watchdog Timer Peripheral Present (PPWD), offset 0x300	335
Register 43:	16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304	
Register 44:	General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308	338
Register 45:	Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C	
Register 46:	Hibernation Peripheral Present (PPHIB), offset 0x314	
Register 47:	Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset 0x318	343
Register 48:	Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C	345
Register 49:	Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320	347
Register 50:	Universal Serial Bus Peripheral Present (PPUSB), offset 0x328	349
Register 51:	Controller Area Network Peripheral Present (PPCAN), offset 0x334	350
Register 52:	Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338	351
Register 53:	Analog Comparator Peripheral Present (PPACMP), offset 0x33C	
Register 54:	Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340	353
Register 55:	Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344	354
Register 56:	EEPROM Peripheral Present (PPEEPROM), offset 0x358	355
Register 57:	32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C	356
Register 58:	Watchdog Timer Software Reset (SRWD), offset 0x500	358
Register 59:	16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504	360
Register 60:	General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508	362
Register 61:	Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C	365
Register 62:	Hibernation Software Reset (SRHIB), offset 0x514	
Register 63:	Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518	367
Register 64:	Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C	
Register 65:	Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520	371
Register 66:	Universal Serial Bus Software Reset (SRUSB), offset 0x528	
Register 67:	Controller Area Network Software Reset (SRCAN), offset 0x534	
Register 68:	Analog-to-Digital Converter Software Reset (SRADC), offset 0x538	
Register 69:	Analog Comparator Software Reset (SRACMP), offset 0x53C	
Register 70:	Pulse Width Modulator Software Reset (SRPWM), offset 0x540	
Register 71:	Quadrature Encoder Interface Software Reset (SRQEI), offset 0x544	381

Register 7	72: EEPROM Software Reset (SREEPROM), offset 0x558	. 383
Register 7	73: 32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER), offset 0x55C	. 384
Register 7	74: Watchdog Timer Run Mode Clock Gating Control (RCGCWD), offset 0x600	. 386
Register	75: 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER), offset 0x604	. 387
Register	76: General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608	. 389
Register	77: Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA), offset 0x60C	. 392
Register 7	78: Hibernation Run Mode Clock Gating Control (RCGCHIB), offset 0x614	. 393
Register	79: Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART), offset 0x618	. 394
Register 8	80: Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI), offset 0x61C	. 396
Register 8	31: Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C), offset 0x620	. 398
Register 8	32: Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB), offset 0x628	. 400
Register 8		
Register 8		. 402
Register 8	• • • , , , , , ,	
Register 8		
Register 8	· · · · · · · · · · · · · · · · · · ·	. 405
Register 8		
Register 8		
Register 9		
Register 9	· · · · · · · · · · · · · · · · · · ·	
Register 9	92: General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO), offset 0x708	. 412
Register 9	93: Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA), offset 0x70C	. 415
Register 9	94: Hibernation Sleep Mode Clock Gating Control (SCGCHIB), offset 0x714	. 416
Register 9	· · · · · · · · · · · · · · · · · · ·	. 417
Register 9	·	. 419
Register 9		
Register 9		
Register 9	• • • • • • • • • • • • • • • • • • • •	
•	100: Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC), offset 0x738	
Register 1	101: Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP), offset 0x73C	
•	102: Pulse Width Modulator Sleep Mode Clock Gating Control (SCGCPWM), offset 0x740	
•	103: Quadrature Encoder Interface Sleep Mode Clock Gating Control (SCGCQEI), offset 0x744	
Register *	104: EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM), offset 0x758	
_	105: 32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER),	

Register 106:	Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD), offset 0x800	432
Register 107:	16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER), offset 0x804	433
Register 108:	General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO), offset 0x808	435
Register 109:	Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA), offset 0x80C	438
Register 110:	Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB), offset 0x814	439
Register 111:	Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART), offset 0x818	440
Register 112:	Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI), offset 0x81C	442
Register 113:	Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C), offset 0x820	444
Register 114:	Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB), offset 0x828	446
Register 115:	Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN), offset 0x834	447
Register 116:	Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC), offset 0x838	448
Register 117:	Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP), offset 0x83C	449
Register 118:	Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (DCGCPWM), offset 0x840	450
Register 119:	Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control (DCGCQEI), offset 0x844	451
Register 120:	EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM), offset 0x858	452
Register 121:	32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER), offset 0x85C	453
Register 122:	Watchdog Timer Power Control (PCWD), offset 0x900	455
-	16/32-Bit General-Purpose Timer Power Control (PCTIMER), offset 0x904	
Register 124:	General-Purpose Input/Output Power Control (PCGPIO), offset 0x908	460
Register 125:	Micro Direct Memory Access Power Control (PCDMA), offset 0x90C	466
Register 126:	Hibernation Power Control (PCHIB), offset 0x914	467
Register 127:	Universal Asynchronous Receiver/Transmitter Power Control (PCUART), offset 0x918	468
Register 128:	Synchronous Serial Interface Power Control (PCSSI), offset 0x91C	472
-	Inter-Integrated Circuit Power Control (PCI2C), offset 0x920	
Register 130:	Universal Serial Bus Power Control (PCUSB), offset 0x928	477
Register 131:	Controller Area Network Power Control (PCCAN), offset 0x934	478
Register 132:	Analog-to-Digital Converter Power Control (PCADC), offset 0x938	480
Register 133:	Analog Comparator Power Control (PCACMP), offset 0x93C	482
Register 134:	Pulse Width Modulator Power Control (PCPWM), offset 0x940	483
Register 135:	Quadrature Encoder Interface Power Control (PCQEI), offset 0x944	485
Register 136:	EEPROM Power Control (PCEEPROM), offset 0x958	487
-	32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER), offset 0x95C	
-	Watchdog Timer Peripheral Ready (PRWD), offset 0xA00	
Register 139:	16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER), offset 0xA04	492
-	General-Purpose Input/Output Peripheral Ready (PRGPIO), offset 0xA08	
•	Micro Direct Memory Access Peripheral Ready (PRDMA), offset 0xA0C	

Register 142:	Hibernation Peripheral Ready (PRHIB), offset 0xA14	498
Register 143:	Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART), offset	400
Dagiotar 144.	0xA18	
•	Synchronous Serial Interface Peripheral Ready (PRSSI), offset 0xA1C	
-	Inter-Integrated Circuit Peripheral Ready (PRI2C), offset 0xA20	
•	Universal Serial Bus Peripheral Ready (PRUSB), offset 0xA28	
-	Controller Area Network Peripheral Ready (PRCAN), offset 0xA34	
-	Analog-to-Digital Converter Peripheral Ready (PRADC), offset 0xA38	
-	Analog Comparator Peripheral Ready (PRACMP), offset 0xA3C	
_	Pulse Width Modulator Peripheral Ready (PRPWM), offset 0xA40	
-	Quadrature Encoder Interface Peripheral Ready (PRQEI), offset 0xA44	
-	EEPROM Peripheral Ready (PREEPROM), offset 0xA58	
•	32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER), offset 0xA5C	
•	ception Module	
Register 1:	System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000	
Register 2:	System Exception Interrupt Mask (SYSEXCIM), offset 0x004	
Register 3:	System Exception Masked Interrupt Status (SYSEXCMIS), offset 0x008	
Register 4:	System Exception Interrupt Clear (SYSEXCIC), offset 0x00C	521
Hibernation	Module	522
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	535
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	
Register 3:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	537
Register 4:	Hibernation Control (HIBCTL), offset 0x010	538
Register 5:	Hibernation Interrupt Mask (HIBIM), offset 0x014	542
Register 6:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	544
Register 7:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	546
Register 8:	Hibernation Interrupt Clear (HIBIC), offset 0x020	548
Register 9:	Hibernation RTC Trim (HIBRTCT), offset 0x024	549
Register 10:	Hibernation RTC Sub Seconds (HIBRTCSS), offset 0x028	550
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x06F	551
Internal Me	mory	552
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 7:	Flash Memory Control 2 (FMC2), offset 0x020	
Register 8:	Flash Write Buffer Valid (FWBVAL), offset 0x030	
Register 9:	Flash Write Buffer n (FWBn), offset 0x100 - 0x17C	
Register 10:	Flash Size (FSIZE), offset 0xFC0	
Register 11:	SRAM Size (SSIZE), offset 0xFC4	
Register 12:	ROM Software Map (ROMSWMAP), offset 0xFCC	
Register 13:	EEPROM Size Information (EESIZE), offset 0x000	
Register 14:	EEPROM Current Block (EEBLOCK), offset 0x004	
Register 15:	EEPROM Current Offset (EEOFFSET), offset 0x008	
Register 16:	EEPROM Read-Write (EERDWR), offset 0x010	
Register 17:	EEPROM Read-Write with Increment (EERDWRINC), offset 0x014	

Register 18:	EEPROM Done Status (EEDONE), offset 0x018	
Register 19:	EEPROM Support Control and Status (EESUPP), offset 0x01C	593
Register 20:	EEPROM Unlock (EEUNLOCK), offset 0x020	595
Register 21:	EEPROM Protection (EEPROT), offset 0x030	596
Register 22:	EEPROM Password (EEPASS0), offset 0x034	597
Register 23:	EEPROM Password (EEPASS1), offset 0x038	597
Register 24:	EEPROM Password (EEPASS2), offset 0x03C	597
Register 25:	EEPROM Interrupt (EEINT), offset 0x040	598
Register 26:	EEPROM Block Hide (EEHIDE), offset 0x050	599
Register 27:	EEPROM Debug Mass Erase (EEDBGME), offset 0x080	600
Register 28:	EEPROM Peripheral Properties (EEPROMPP), offset 0xFC0	601
Register 29:	ROM Control (RMCTL), offset 0x0F0	
Register 30:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	603
Register 31:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	603
Register 32:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	603
Register 33:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	603
Register 34:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	604
Register 35:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	604
Register 36:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	604
Register 37:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	604
Register 38:	Boot Configuration (BOOTCFG), offset 0x1D0	606
Register 39:	User Register 0 (USER_REG0), offset 0x1E0	609
Register 40:	User Register 1 (USER_REG1), offset 0x1E4	609
Register 41:	User Register 2 (USER_REG2), offset 0x1E8	609
Register 42:	User Register 3 (USER_REG3), offset 0x1EC	609
Micro Direc	t Memory Access (µDMA)	610
Register 1:	DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000	
Register 2:	DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004	635
Register 3:	DMA Channel Control Word (DMACHCTL), offset 0x008	636
Register 4:	DMA Status (DMASTAT), offset 0x000	641
Register 5:	DMA Configuration (DMACFG), offset 0x004	643
Register 6:	DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008	644
Register 7:	DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C	645
Register 8:	DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010	646
Register 9:	DMA Channel Software Request (DMASWREQ), offset 0x014	647
Register 10:	DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018	648
Register 11:	DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C	649
Register 12:	DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020	
Register 13:	DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024	651
Register 14:	DMA Channel Enable Set (DMAENASET), offset 0x028	
Register 15:	DMA Channel Enable Clear (DMAENACLR), offset 0x02C	653
Register 16:	DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030	654
Register 17:	DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034	655
Register 18:	DMA Channel Priority Set (DMAPRIOSET), offset 0x038	
Register 19:	DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C	657
Register 20:		0.50
	DMA Bus Error Clear (DMAERRCLR), offset 0x04C	658
Register 21:	DMA Bus Error Clear (DMAERRCLR), offset 0x04C DMA Channel Assignment (DMACHASGN), offset 0x500	

Register 23:	DMA Channel Map Select 0 (DMACHMAP0), offset 0x510	661
Register 24:	DMA Channel Map Select 1 (DMACHMAP1), offset 0x514	662
Register 25:	DMA Channel Map Select 2 (DMACHMAP2), offset 0x518	663
Register 26:	DMA Channel Map Select 3 (DMACHMAP3), offset 0x51C	664
Register 27:	DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0	665
Register 28:	DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4	666
Register 29:	DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8	667
Register 30:	DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC	668
Register 31:	DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0	669
Register 32:	DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0	670
Register 33:	DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4	671
Register 34:	DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8	672
Register 35:	DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC	673
General-Pu	rpose Input/Outputs (GPIOs)	674
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	
Register 20:	GPIO Commit (GPIOCR), offset 0x524	
Register 21:	GPIO Analog Mode Select (GPIOAMSEL), offset 0x528	715
Register 22:	GPIO Port Control (GPIOPCTL), offset 0x52C	717
Register 23:	GPIO ADC Control (GPIOADCCTL), offset 0x530	719
Register 24:	GPIO DMA Control (GPIODMACTL), offset 0x534	
Register 25:	GPIO Select Interrupt (GPIOSI), offset 0x538	
Register 26:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	722
Register 27:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	723
Register 28:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	724
Register 29:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	725
Register 30:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 31:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 32:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 33:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 34:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	

Register 35:	GPIO PrimeCell Identification 1 (GPIOPCelIID1), offset 0xFF4	731
Register 36:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8	732
Register 37:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	733
General-Pu	rpose Timers	734
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	758
Register 2:	GPTM Timer A Mode (GPTMTAMR), offset 0x004	760
Register 3:	GPTM Timer B Mode (GPTMTBMR), offset 0x008	764
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Synchronize (GPTMSYNC), offset 0x010	
Register 6:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 7:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 8:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 9:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 10:	GPTM Timer A Interval Load (GPTMTAILR), offset 0x028	
Register 11:	GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C	
Register 12:	GPTM Timer A Match (GPTMTAMATCHR), offset 0x030	
Register 13:	GPTM Timer B Match (GPTMTBMATCHR), offset 0x034	
-	· · · · · · · · · · · · · · · · · · ·	
Register 14:	GPTM Timer R Prescale (GPTMTRPR), offset 0x038	
Register 15:	GPTM Timer B Prescale (GPTMTBPR), offset 0x03C	
Register 16:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 17:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 18:	GPTM Timer A (GPTMTAR), offset 0x048	
Register 19:	GPTM Timer B (GPTMTBR), offset 0x04C	
Register 20:	GPTM Timer A Value (GPTMTAV), offset 0x050	
Register 21:	GPTM Timer B Value (GPTMTBV), offset 0x054	
Register 22:	GPTM RTC Predivide (GPTMRTCPD), offset 0x058	
Register 23:	GPTM Timer A Prescale Snapshot (GPTMTAPS), offset 0x05C	799
Register 24:	GPTM Timer B Prescale Snapshot (GPTMTBPS), offset 0x060	800
Register 25:	GPTM Timer A Prescale Value (GPTMTAPV), offset 0x064	801
Register 26:	GPTM Timer B Prescale Value (GPTMTBPV), offset 0x068	802
Register 27:	GPTM Peripheral Properties (GPTMPP), offset 0xFC0	803
Watchdog ¹		
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	808
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	809
Register 3:	Watchdog Control (WDTCTL), offset 0x008	810
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	812
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	813
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	814
Register 7:	Watchdog Test (WDTTEST), offset 0x418	815
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTP eriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 7 (WDTF eriphID7), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTP eriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
-	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE0	
Register 16:	vvatoriuog neriprierai identinication 3 (vvD i neripriid3), Oliset UXNEO	024

Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	825
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	826
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	827
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	828
Analog-to-D	Digital Converter (ADC)	829
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	855
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	860
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	865
Register 8:	ADC Trigger Source Select (ADCTSSEL), offset 0x01C	866
Register 9:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	868
Register 10:	ADC Sample Phase Control (ADCSPC), offset 0x024	
Register 11:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	872
Register 12:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 13:	ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034	875
Register 14:	ADC Control (ADCCTL), offset 0x038	
Register 15:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 16:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 17:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	
Register 18:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	
Register 19:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 20:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 21:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	
Register 22:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	
Register 23:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 24:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 25:	ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050	
Register 26:	ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054	888
Register 27:	ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0), offset	000
Damieter 20.	0x058	
Register 28:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 29:		
Register 30: Register 31:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 32:	ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070	
Register 33:	ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x070	
Register 34:	ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074	
Register 35:	ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC1), offset 0x074	
Register 36:	ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1), offset	030
rtegister 50.	0x078	898
Register 37:	ADC Sample Sequence Extended Input Multiplexer Select 2 (ADCSSEMUX2), offset 0x098	000
59.5.5.	7.DO Gample Gequence Extended input Manapiexer Gelect 2 (7.DOGGElmox2), onder oxogo	898
Register 38:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 39:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 40:	ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0	

Register 41:	ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4	903
Register 42:	ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3), offset	
Dogistor 42:	0x0B8	
Register 43:	ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00	
Register 44:	ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00	
Register 45:	ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04	
Register 46:	ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08	
Register 47:	ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C	
Register 48:	ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10	
Register 49:	ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14	
Register 50:	ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18	
Register 51:	ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C	
Register 52:	ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40	
Register 53:	ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44	
Register 54:	ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48	
Register 55:	ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C	
Register 56:	ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50	
Register 57:	ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54	
Register 58:	ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58	
Register 59:	ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C	913
Register 60:	ADC Peripheral Properties (ADCPP), offset 0xFC0	914
Register 61:	ADC Peripheral Configuration (ADCPC), offset 0xFC4	916
Register 62:	ADC Clock Configuration (ADCCC), offset 0xFC8	917
Universal A	synchronous Receivers/Transmitters (UARTs)	918
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	940
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	941
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	942
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	943
Register 8:	UART Control (UARTCTL), offset 0x030	945
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	949
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	951
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	955
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	959
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	963
Register 14:	UART DMA Control (UARTDMACTL), offset 0x048	
Register 15:	UART LIN Control (UARTLCTL), offset 0x090	966
Register 16:	UART LIN Snap Shot (UARTLSS), offset 0x094	
Register 17:	UART LIN Timer (UARTLTIM), offset 0x098	
Register 18:	UART 9-Bit Self Address (UART9BITADDR), offset 0x0A4	
Register 19:	UART 9-Bit Self Address Mask (UART9BITAMASK), offset 0x0A8	
Register 20:	UART Peripheral Properties (UARTPP), offset 0xFC0	
Register 21:	UART Clock Configuration (UARTCC), offset 0xFC8	
Register 22:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 23:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 24:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	

Register 25:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	976
Register 26:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	977
Register 27:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	978
Register 28:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	979
Register 29:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	980
Register 30:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	981
Register 31:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	982
Register 32:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	983
Register 33:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC	984
Synchrono	us Serial Interface (SSI)	985
Register 1:	SSI Control 0 (SSICR0), offset 0x000	1000
Register 2:	SSI Control 1 (SSICR1), offset 0x004	1002
Register 3:	SSI Data (SSIDR), offset 0x008	1004
Register 4:	SSI Status (SSISR), offset 0x00C	1005
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	1007
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	1008
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	1011
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI DMA Control (SSIDMACTL), offset 0x024	1014
Register 11:	SSI Clock Configuration (SSICC), offset 0xFC8	1015
Register 12:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	1016
Register 13:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	1017
Register 14:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	1018
Register 15:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	1019
Register 16:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	1020
Register 17:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	1021
Register 18:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	1022
Register 19:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	1023
Register 20:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	1024
Register 21:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 22:	SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8	1026
Register 23:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	1027
Inter-Integr	ated Circuit (I ² C) Interface	1028
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	1046
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	1047
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	1052
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	1053
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	1054
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	1055
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	1056
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	1057
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	1058
Register 10:	I ² C Master Clock Low Timeout Count (I2CMCLKOCNT), offset 0x024	
Register 11:	I ² C Master Bus Monitor (I2CMBMON), offset 0x02C	
Register 12:	I ² C Slave Own Address (I2CSOAR), offset 0x800	
Register 13:	I ² C. Slave Control/Status (I2CSCSR), offset 0x804	1062

Register 14:	I ² C Slave Data (I2CSDR), offset 0x808	1064
Register 15:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x80C	1065
Register 16:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x810	1066
Register 17:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x814	1067
Register 18:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x818	1068
Register 19:	I ² C Slave Own Address 2 (I2CSOAR2), offset 0x81C	1069
Register 20:	I ² C Slave ACK Control (I2CSACKCTL), offset 0x820	1070
Register 21:	I ² C Peripheral Properties (I2CPP), offset 0xFC0	
Register 22:	I ² C Peripheral Configuration (I2CPC), offset 0xFC4	
Controller /	Area Network (CAN) Module	1073
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	1097
Register 3:	CAN Error Counter (CANERR), offset 0x008	1100
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	1101
Register 5:	CAN Interrupt (CANINT), offset 0x010	1102
Register 6:	CAN Test (CANTST), offset 0x014	1103
Register 7:	CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018	1105
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	1106
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	1106
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	1107
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	1110
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	1110
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	1111
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	1113
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	1113
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	1114
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	1114
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	1116
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	1116
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	1119
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	1119
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	1119
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	1119
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	1119
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	1119
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	1120
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	1120
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	1121
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	1123

Universal S	erial Bus (USB) Controller	
Register 1:	USB Device Functional Address (USBFADDR), offset 0x000	1146
Register 2:	USB Power (USBPOWER), offset 0x001	1147
Register 3:	USB Transmit Interrupt Status (USBTXIS), offset 0x002	1150
Register 4:	USB Receive Interrupt Status (USBRXIS), offset 0x004	1152
Register 5:	USB Transmit Interrupt Enable (USBTXIE), offset 0x006	
Register 6:	USB Receive Interrupt Enable (USBRXIE), offset 0x008	
Register 7:	USB General Interrupt Status (USBIS), offset 0x00A	
Register 8:	USB Interrupt Enable (USBIE), offset 0x00B	
Register 9:	USB Frame Value (USBFRAME), offset 0x00C	
Register 10:	USB Endpoint Index (USBEPIDX), offset 0x00E	
Register 11:	USB Test Mode (USBTEST), offset 0x00F	
Register 12:	USB FIFO Endpoint 0 (USBFIFO0), offset 0x020	
Register 13:	USB FIFO Endpoint 1 (USBFIFO1), offset 0x024	
Register 14:	USB FIFO Endpoint 2 (USBFIFO2), offset 0x028	
Register 15:	USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C	
Register 16:	USB FIFO Endpoint 4 (USBFIFO4), offset 0x030	
Register 17:	USB FIFO Endpoint 5 (USBFIFO5), offset 0x034	
Register 18:	USB FIFO Endpoint 6 (USBFIFO6), offset 0x038	
Register 19:	USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C	
Register 20:	USB Device Control (USBDEVCTL), offset 0x060	
Register 21:	USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062	
Register 22:	USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063	
Register 23:	USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064	
Register 24:	USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066	
Register 25:	USB Connect Timing (USBCONTIM), offset 0x07A	
Register 26:	USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B	
Register 27:	USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D	
Register 28:	USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E	
Register 29:	USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080	
Register 30:	USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088	
Register 31:	USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090	
Register 32:	USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098	
Register 33:	USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0	
Register 34:	USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8	
Register 35:	USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0	
Register 36:	USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8	
Register 37:	USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082	
Register 38:	USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A	
Register 39:	USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092	
Register 40:	USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A	
Register 41:	USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2	
Register 42:	USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA	
Register 43:	USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2	
Register 44:	USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA	
Register 45:	USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083	
Register 46:	USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B	
Register 47:	USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093	

Register 48:	USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B	1177
Register 49:	USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3	1177
Register 50:	USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB	
Register 51:	USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3	1177
Register 52:	USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB	
Register 53:	USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C	1178
Register 54:	USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094	1178
Register 55:	USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C	
Register 56:	USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4	1178
Register 57:	USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC	
Register 58:	USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4	1178
Register 59:	USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC	1178
Register 60:	USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E	1179
Register 61:	USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096	1179
Register 62:	USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E	1179
Register 63:	USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6	
Register 64:	USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE	1179
Register 65:	USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6	1179
Register 66:	USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE	1179
Register 67:	USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F	
Register 68:	USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097	1180
Register 69:	USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F	1180
Register 70:	USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7	1180
Register 71:	USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF	1180
Register 72:	USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7	1180
Register 73:	USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF	1180
Register 74:	USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110	1181
Register 75:	USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120	1181
Register 76:	USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130	1181
Register 77:	USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140	1181
Register 78:	USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150	1181
Register 79:	USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160	1181
Register 80:	USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170	1181
Register 81:	USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102	1182
Register 82:	USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103	
Register 83:	USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108	1188
Register 84:	USB Type Endpoint 0 (USBTYPE0), offset 0x10A	
Register 85:	USB NAK Limit (USBNAKLMT), offset 0x10B	
Register 86:	USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	1191
Register 87:	USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122	1191
Register 88:	USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132	1191
Register 89:	USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142	
Register 90:	USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152	
Register 91:	USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162	
Register 92:	USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172	
Register 93:	USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113	
Register 94:	USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123	1195
Register 95:	USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133	1195

USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143	
USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153	. 1195
USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163	. 1195
USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173	. 1195
: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114	. 1199
: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124	. 1199
: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134	. 1199
· · · · · · · · · · · · · · · · · · ·	
, ,	
· · · · · · · · · · · · · · · · · · ·	
·	
·	
•	
•	
· · · · · · · · · · · · · · · · · · ·	
, , , , , , , , , , , , , , , , , , , ,	
· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	
- • • • • • • • • • • • • • • • • • • •	
- • • • • • • • • • • • • • • • • • • •	
· · · · · · · · · · · · · · · · · · ·	
: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B	. 1212
: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B	. 1212
: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B	. 1212
: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B	. 1212
: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B	. 1212
: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C	. 1213
: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C	. 1213
	USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x153 USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x163 USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173 USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 USB Maximum Receive Data Endpoint 3 (USBRXMAXP4), offset 0x134 USB Maximum Receive Data Endpoint 3 (USBRXMAXP4), offset 0x134 USB Maximum Receive Data Endpoint 5 (USBRXMAXP4), offset 0x144 USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154 USB Maximum Receive Data Endpoint 7 (USBRXMAXP6), offset 0x164 USB Maximum Receive Data Endpoint 7 (USBRXMAXP6), offset 0x164 USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 USB Receive Control and Status Endpoint 3 Low (USBRXCSRL1), offset 0x126 USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x136 USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x166 USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166 USB Receive Control and Status Endpoint 7 Low (USBRXCSRL6), offset 0x166 USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176 USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176 USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176 USB Receive Control and Status Endpoint 7 Low (USBRXCSRH1), offset 0x177 USB Receive Control and Status Endpoint 6 High (USBRXCSRH4), offset 0x177 USB Receive Control and Status Endpoint 6 High (USBRXCSRH4), offset 0x177 USB Receive Control and Status Endpoint 6 High (USBRXCSRH4), offset 0x177 USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x177 USB Receive Byte Count Endpoint 7 (USBRXCOUNT3), offset 0x188 USB Receive Byte Count Endpoint 6 (USBRXCOUNT3), offset 0x188 USB Receive Byte Count Endpoint 7 (USBRXCOUNT4), offset 0x188 USB Receive Byte Count Endpoint 7 (USBRXCOUN

Register 144:	USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C	1213
	USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C	
Register 146:	USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C	1213
Register 147:	USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C	1213
Register 148:	USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C	1213
Register 149:	USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D	1215
Register 150:	USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D	1215
•	USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D	
	USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D	
	USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D	
	USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D	
Register 155:	USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D	1215
Register 156:	USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset	
	0x304	1216
Register 157:	USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset	
	0x308	1216
Register 158:	USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset	4040
D: -t 450	0x30C	1216
Register 159:	USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset	1016
Dogistor 160:	0x310	1210
Register 160:	USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314	1216
Degister 161:	USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset	1210
rtegister 101.		1216
Register 162	USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset	1210
rtegioter roz.	0x31C	1216
Register 163:	USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340	
-	USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342	
-	USB External Power Control (USBEPC), offset 0x400	
	USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404	
-	USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408	
-	USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C	
-	USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410	
-	USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414	
-	USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418	
-	USB General-Purpose Control and Status (USBGPCS), offset 0x41C	
-	USB VBUS Droop Control (USBVDC), offset 0x430	
Register 174:	USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434	1230
	USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438	
Register 176:	USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C	1232
Register 177:	USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444	1233
Register 178:	USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448	1234
Register 179:	USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C	1235
Register 180:	USB DMA Select (USBDMASEL), offset 0x450	1236
Register 181:	USB Peripheral Properties (USBPP), offset 0xFC0	1238
Analog Con	nparators	1239
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	

Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	1248
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	1249
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	1249
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	1249
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	1250
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	1250
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	1250
Register 11:	Analog Comparator Peripheral Properties (ACMPPP), offset 0xFC0	1252
Pulse Widtl	h Modulator (PWM)	
Register 1:	PWM Master Control (PWMCTL), offset 0x000	
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018	
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM Fault Condition Value (PWMFAULTVAL), offset 0x024	
Register 11:	PWM Enable Update (PWMENUPD), offset 0x028	
Register 12:	PWM0 Control (PWM0CTL), offset 0x040	
Register 13:	PWM1 Control (PWM1CTL), offset 0x080	
Register 14:	PWM2 Control (PWM2CTL), offset 0x0C0	
Register 15:	PWM3 Control (PWM3CTL), offset 0x100	
Register 16:	PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	
Register 17:	PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084	
Register 18:	PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4	
Register 19:	PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104	
Register 20:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 21:	PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
Register 22:	PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
Register 23:	PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108	
Register 24:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 25:	PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	
Register 26:	PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	
Register 27:	PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C	
Register 28:	PWM0 Load (PWM0LOAD), offset 0x050	
Register 29:	PWM1 Load (PWM1LOAD), offset 0x090	
Register 30:	PWM2 Load (PWM2LOAD), offset 0x0D0	
Register 31:	PWM3 Load (PWM3LOAD), offset 0x110	
Register 32:	PWM0 Counter (PWM0COUNT), offset 0x054	
Register 33:	PWM1 Counter (PWM1COUNT), offset 0x094	
Register 34:	PWM2 Counter (PWM2COUNT), offset 0x0D4	
Register 35:	PWM3 Counter (PWM3COUNT), offset 0x114	
Register 36:	PWM0 Compare A (PWM0CMPA), offset 0x058	
Register 37:	PWM1 Compare A (PWM1CMPA), offset 0x098	
Register 38:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	
Register 39:	PWM3 Compare A (PWM3CMPA), offset 0x118	

Register 40:	PWM0 Compare B (PWM0CMPB), offset 0x05C	1309
Register 41:	PWM1 Compare B (PWM1CMPB), offset 0x09C	1309
Register 42:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	1309
Register 43:	PWM3 Compare B (PWM3CMPB), offset 0x11C	1309
Register 44:	PWM0 Generator A Control (PWM0GENA), offset 0x060	1310
Register 45:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	
Register 46:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	1310
Register 47:	PWM3 Generator A Control (PWM3GENA), offset 0x120	
Register 48:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 49:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	
Register 50:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	
Register 51:	PWM3 Generator B Control (PWM3GENB), offset 0x124	1313
Register 52:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	
Register 53:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	
Register 54:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 55:	PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128	
Register 56:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 57:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	
Register 58:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	
Register 59:	PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C	
Register 60:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
Register 61:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	
Register 62:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	
Register 63:	PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130	
Register 64:	PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074	
Register 65:	PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4	
Register 66:	PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4	
Register 67:	PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134	1319
Register 68:	PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078	1321
Register 69:	PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8	
Register 70:	PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8	
Register 71:	PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138	1321
Register 72:	PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C	1324
Register 73:	PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC	1324
Register 74:	PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC	1324
Register 75:	PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C	
Register 76:	PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800	1325
Register 77:	PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880	1325
Register 78:	PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900	1325
Register 79:	PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980	1325
Register 80:	PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804	1326
Register 81:	PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884	
Register 82:	PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904	
Register 83:	PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984	
Register 84:	PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808	
Register 85:	PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888	1328
Register 86:	PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908	
Register 87:	PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988	1328

Register 88:	PWM Peripheral Properties (PWMPP), offset 0xFC0	1331
Register 89:	PWM Peripheral Configuration (PWMPC), offset 0xFC4	1333
Quadrature	Encoder Interface (QEI)	1334
Register 1:	QEI Control (QEICTL), offset 0x000	1340
Register 2:	QEI Status (QEISTAT), offset 0x004	1343
Register 3:	QEI Position (QEIPOS), offset 0x008	1344
Register 4:	QEI Maximum Position (QEIMAXPOS), offset 0x00C	1345
Register 5:	QEI Timer Load (QEILOAD), offset 0x010	1346
Register 6:	QEI Timer (QEITIME), offset 0x014	1347
Register 7:	QEI Velocity Counter (QEICOUNT), offset 0x018	1348
Register 8:	QEI Velocity (QEISPEED), offset 0x01C	1349
Register 9:	QEI Interrupt Enable (QEIINTEN), offset 0x020	1350
Register 10:	QEI Raw Interrupt Status (QEIRIS), offset 0x024	1352
Register 11:	QEI Interrupt Status and Clear (QEIISC), offset 0x028	1354

Revision History

The revision history table notes changes made between the indicated revisions of the LM4F232H5BB data sheet.

Table 1. Revision History

Date	Revision	Description
November 2011	11003	Re-organized Architectural Overview chapter.
		■ In the System Control chapter: - Corrected reset value for Run Mode Clock Gating Control Register 0 (RCGC0) register. - Corrected reset for the System Properties (SYSPROP) register. - Removed TPSW bit from Non-Volatile Memory Information (NVMSTAT) register as the ROM Software Map (ROMSWMAP) register contains this information.
		■ Changed bit names in System Exception Raw Interrupt Status (SYSEXCRIS), System Exception Interrupt Mask (SYSEXCIM), System Exception Masked Interrupt Status (SYSEXCMIS), and System Exception Interrupt Clear (SYSEXCIC) registers to indicate they are for floating-point exceptions.
		■ In Hibernation chapter, added section "Arbitrary Power Removal" and corrected figure "Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON Mode ".
		■ In the Internal Memory chapter, clarified programming and use of the non-volatile registers, including corrections to the Boot Configuration (BOOTCFG) and User Register n (USER_REGn) registers.
		■ In the GPIO chapter, corrected table "GPIO Pins With Non-Zero Reset Values".
		■ In the General-Purpose Timers chapter, added clarifications on timer operation.
		■ In the UART chapter, clarified interrupt behavior.
		■ In the I ² C chapter: - Added content for Fast-Mode Plus (1 Mbps) mode and High-Speed mode (3.33 Mbps), correcting the reset value of the Device Capabilities 2 (DC2), I ² C Master Control/Status (I2CMCS), and I ² C Peripheral Properties (I2CPP) registers. - Corrected reset for the I ² C Master Control/Status (I2CMCS) register. - Added the HSTPR bit to the I ² C Master Timer Period (I2CMTPR) register. - Added the I ² C Peripheral Configuration (I2CPC) register.
		■ In the USB chapter:
		Corrected description for the USB Device RESUME Interrupt Mask (USBDRIM) register.
		■ In the Analog Comparators chapter:
		Corrected table "Internal Reference Voltage and ACREFCTL Field Values".
		Corrected bit fields in the Analog Comparator Peripheral Properties (ACMPPP) register.
		 In the Electrical Characteristics chapter: Clarified load capacitance equations. Corrected values in table "Analog Comparator Voltage Reference Characteristics".
		Additional minor data sheet clarifications and corrections.
September 2011	10502	Started tracking revision history.

About This Document

This data sheet provides reference information for the LM4F232H5BB microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M4F core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the Stellaris® web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex™-M3 Errata
- Cortex™-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Boot Loader User's Guide
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® ROM User's Guide
- Stellaris® USB Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 41.

Table 2. Documentation Conventions

Notation	Meaning
General Register Nota	tion
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 .
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 92.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
yy:xx	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/WC	Software can read or write this field. Writing to it with any value clears the register.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

Table 2. Documentation Conventions (continued)

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

Texas Instruments is the industry leader in bringing 32-bit capabilities and the full benefits of ARM[®] Cortex[™]-M-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris[®] with Cortex-M offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Texas Instruments Stellaris family of microcontrollers brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications.

1.1 Stellaris LM4F Series Overview

The Stellaris LM4F series of ARM Cortex-M4 microcontrollers provides top performance and advanced integration. The product family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Low power, hand-held smart devices
- Gaming equipment
- Home and commercial site monitoring and control
- Motion control
- Medical instrumentation
- Test and measurement equipment
- Factory automation
- Fire and security
- Smart Energy/Smart Grid solutions
- Intelligent lighting control
- Transportation




Figure 1-1. Stellaris LM4F Block Diagram

The Stellaris LM4F microcontrollers consist of twelve pin-compatible series of devices, summarized below. Each series has a range of embedded flash and SRAM sizes.

Table 1-1. Stellaris LM4F Device Series

			Motion Control + USB OTG	Package		
	(LM4F120 Series)	(LM4F130 Series)	(LM4F230 Series)			
LM4F110	LM4F120	LM4F130	LM4F230	64-pin LQFP		
LM4F111	LM4F121	LM4F131	LM4F231	64-pin LQFP		
LM4F112	LM4F122	LM4F132	LM4F232	100-pin LQFP		
				144-pin LQFP		

The Stellaris LM4F230 Series for MCU control applications with advanced motion control timers and USB OTG/ Host/Device offers advanced motion control timers and USB OTG/Host/Device capability with a generous number of serial peripherals in three packages.

Table 1-2. Stellaris LM4F230 Series

Part Number	Flash (KB)	SRAM (KB)	5-V Tolerant GPIOs	Package	Notes
LM4F230E5QR	128	32	43	64-pin LOED	Includes low-power hibernate functionality.
LM4F230H5QR	256	32	1 45 O4-PITEQ		includes low-power filbernate functionality.

Table 1-2. Stellaris LM4F230 Series (continued)

Part Number	Flash (KB)	SRAM (KB)	5-V Tolerant GPIOs	Package	Notes				
LM4F231E5QR	128	32			No low-power hibernate functionality, but				
LM4F231H5QR	256	32	49	64-pin LQFP	includes additional motion control and serial functionality, and up to six more I/Os than the LM4F230 Series.				
LM4F232E5QC	128	32	69	100-pin	Includes low-power hibernate functionality,				
LM4F232H5QC	256	32	09	LQFP	additional motion control, serial, and analog				
LM4F232H5QD	256	32	105	144-pin LQFP	functionality, and up to 20 more I/Os (56 for the 144LQFP) than the LM4F231 Series.				

Table 1-3. Stellaris LM4F Family of Devices

Part Number	Flash (KB)	SRAM (KB)	Battery-Backed Hibernation	PWM	PWM Faults	QEI Channels	CAN MAC	USB ^a	UART	UART Modem Signalling	1 ² C	SSI/SPI	ADC Channels	ADC External Reference	Analog/Digital Comparators	5-V Tolerant GPIOs ^b	Package
LM4F110B2QR	32	12	1	_	-	-	1	-	8	-	4	4	12	_	2/16	0-43	64LQFP
LM4F110C4QR	64	24	1	-	-	-	1	_	8	_	4	4	12	-	2/16	0-43	64LQFP
LM4F110E5QR	128	32	1	_	_	_	1	_	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F110H5QR	256	32	1	_	_	_	1	_	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F111B2QR	32	12	-	-	-	-	1	_	8	_	6	4	12	-	2/16	0-49	64LQFP
LM4F111C4QR	64	24	_	_	_	_	1	_	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F111E5QR	128	32	_	-	-	-	1	_	8	_	6	4	12	-	2/16	0-49	64LQFP
LM4F111H5QR	256	32	_	-	-	-	1	_	8	_	6	4	12	-	2/16	0-49	64LQFP
LM4F112C4QC	64	24	1	_	_	_	1	-	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F112E5QC	128	32	1	_	_	_	1	-	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F112H5QC	256	32	1	-	-	-	1	_	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F112H5QD	256	32	1	-	-	-	1	_	8	1	6	4	24	1	3/16	0-105	144LQFP
LM4F120B2QR	32	12	1	-	-	-	1	D	8	_	4	4	12	-	2/16	0-43	64LQFP
LM4F120C4QR	64	24	1	-	-	-	1	D	8	_	4	4	12	-	2/16	0-43	64LQFP
LM4F120E5QR	128	32	1	-	-	-	1	D	8	_	4	4	12	-	2/16	0-43	64LQFP
LM4F120H5QR	256	32	1	-	-	-	1	D	8	_	4	4	12	-	2/16	0-43	64LQFP
LM4F121B2QR	32	12	_	-	-	-	1	D	8	_	6	4	12	-	2/16	0-49	64LQFP
LM4F121C4QR	64	24	-	-	-	-	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F121E5QR	128	32	_	_	_	_	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F121H5QR	256	32	_	-	-	-	1	D	8	_	6	4	12	-	2/16	0-49	64LQFP
LM4F122C4QC	64	24	1	_	_	_	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122E5QC	128	32	1	-	-	-	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122H5QC	256	32	1	-	-	-	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122H5QD	256	32	1	_	-	-	1	D	8	1	6	4	24	1	3/16	0-105	144LQFP
LM4F130C4QR	64	24	1	_	-	-	1	0	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F130E5QR	128	32	1	_	-	-	1	0	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F130H5QR	256	32	1	-	-	-	1	0	8	_	4	4	12	_	2/16	0-43	64LQFP

Table 1-3. Stellaris LM4F Family of Devices (continued)

Part Number	Flash (KB)	SRAM (KB)	Battery-Backed Hibernation	PWM	PWM Faults	QEI Channels	CAN MAC	USB ^a	UART	UART Modem Signalling	1 ² C	SSI/SPI	ADC Channels	ADC External Reference	Analog/Digital Comparators	5-V Tolerant GPIOs ^b	Package
LM4F131C4QR	64	24	_	_	_	_	1	0	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F131E5QR	128	32	_	_	_	_	1	0	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F131H5QR	256	32	_	_	-	-	1	0	8	_	6	4	12	_	2/16	0-49	64LQFP
LM4F132C4QC	64	24	1	-	-	-	1	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F132E5QC	128	32	1	-	-	-	1	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F132H5QC	256	32	1	-	-	-	1	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F132H5QD	256	32	1	-	-	-	1	0	8	1	6	4	24	1	3/16	0-105	144LQFP
LM4F230E5QR	128	32	1	16	2	2	2	0	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F230H5QR	256	32	1	16	2	2	2	0	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F231E5QR	128	32	_	16	6	2	2	0	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F231H5QR	256	32	_	16	6	2	2	0	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F232E5QC	128	32	1	16	8	2	2	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F232H5QC	256	32	1	16	8	2	2	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F232H5QD	256	32	1	16	8	2	2	0	8	1	6	4	24	1	3/16	0-105	144LQFP

a. USB options for Stellaris microcontrollers include Device Only (D) capability, Host/Device (H) capability, and On-The-Go/Host/Device capability (O).

1.2 LM4F232H5BB Microcontroller Overview

The Stellaris LM4F232H5BB microcontroller combines complex integration and high performance with the following feature highlights:

- ARM Cortex-M4F Processor Core
- High Performance: 80-MHz operation; 100 DMIPS performance
- 256 KB single-cycle Flash memory
- 32 KB single-cycle SRAM
- Internal ROM loaded with StellarisWare® software
- Advanced Communication Interfaces: UART, SSI, I2C, CAN, USB
- System Integration: general-purpose timers, watchdog timers, DMA, general-purpose I/Os
- Advanced motion control using PWMs, fault inputs, and quadrature encoder inputs
- Analog support: analog and digital comparators, Analog-to-Digital Converters (ADC), on-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)
- 157-ball BGA package

b. Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for details.

■ Industrial (-40°C to 85°C) temperature range

Figure 1-2 on page 48 depicts the features on the Stellaris LM4F232H5BB microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced High-Performance Bus (AHB) bus provides better back-to-back access performance than the APB bus.




Figure 1-2. Stellaris LM4F232H5BB Microcontroller High-Level Block Diagram

For applications requiring extreme conservation of power, the LM4F232H5BB microcontroller features a battery-backed Hibernation module to efficiently power down the LM4F232H5BB to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated battery-backed memory, the Hibernation module positions the LM4F232H5BB microcontroller perfectly for battery applications.

In addition, the LM4F232H5BB microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM4F232H5BB microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.3 LM4F232H5BB Microcontroller Features

The LM4F232H5BB microcontroller component features and general function are discussed in more detail in the following section.

1.3.1 ARM Cortex-M4F Processor Core

All members of the Stellaris product family, including the LM4F232H5BB microcontroller, are designed around an ARM Cortex-M4F processor core. The ARM Cortex-M4F processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

1.3.1.1 Processor Core (see page 69)

- 32-bit ARM Cortex-M4F architecture optimized for small-footprint embedded applications
- 80-MHz operation; 100 DMIPS performance
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- IEEE754-compliant single-precision Floating-Point Unit (FPU)
- 16-bit SIMD vector processing unit
- Fast code execution permits slower processor clock or increases sleep mode time

- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes

1.3.1.2 System Timer (SysTick) (see page 125)

ARM Cortex-M4F includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations.

1.3.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 126)

The LM4F232H5BB controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M4F prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 104 interrupts.

- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications

- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

1.3.1.4 System Control Block (SCB) (see page 127)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

1.3.1.5 Memory Protection Unit (MPU) (see page 127)

The MPU supports the standard ARM7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

1.3.1.6 Floating-Point Unit (FPU) (see page 132)

The FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

- 32-bit instructions for single-precision (C float) data-processing operations
- Combined Multiply and Accumulate instructions for increased precision (Fused MAC)
- Hardware support for conversion, addition, subtraction, multiplication with optional accumulate, division, and square-root
- Hardware support for denormals and all IEEE rounding modes
- 32 dedicated 32-bit single-precision registers, also addressable as 16 double-word registers
- Decoupled three stage pipeline

1.3.2 On-Chip Memory

The LM4F232H5BB microcontroller is integrated with the following set of on-chip memory and features:

- 256 KB single-cycle Flash memory up to 40 MHz; a prefetch buffer improves performance above 40 MHz
- 32 KB single-cycle SRAM
- Internal ROM loaded with StellarisWare software:
 - Stellaris Peripheral Driver Library
 - Stellaris Boot Loader
 - Advanced Encryption Standard (AES) cryptography tables
 - Cyclic Redundancy Check (CRC) error detection functionality
- 2KB EEPROM

1.3.2.1 SRAM (see page 553)

The LM4F232H5BB microcontroller provides 32 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the Cortex-M4F processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller (µDMA).

1.3.2.2 Flash Memory (see page 556)

The LM4F232H5BB microcontroller provides 256 KB of single-cycle on-chip Flash memory. The Flash memory is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.3.2.3 ROM (see page 554)

The LM4F232H5BB ROM is preprogrammed with the following software and programs:

- Stellaris Peripheral Driver Library
- Stellaris Boot Loader
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error-detection functionality

The Stellaris Peripheral Driver Library is a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM Cortex-M4F core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris Boot Loader can act as an application loader and support in-field firmware updates.

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. AES is a strong encryption method with reasonable performance and size. In addition, it is fast in both hardware and software, is fairly easy to implement, and requires little memory. The Texas Instruments encryption package is available with full source code, and is based on lesser general public license (LGPL) source. An LGPL means that the code can be used within an application without any copyleft implications for the application (the code does not automatically become open source). Modifications to the package source, however, must be open source.

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

1.3.2.4 **EEPROM** (see page 560)

The LM4F232H5BB microcontroller includes an EEPROM with the following features:

- 2K bytes of memory accessible as 512 32-bit words
- 32 blocks of 16 words (64 bytes) each
- Built-in wear leveling
- Access protection per block
- Lock protection option for the whole peripheral as well as per block using 32-bit to 96-bit unlock codes (application selectable)
- Interrupt support for write completion to avoid polling
- Endurance of 500K writes (when writing at fixed offset in every alternate page in circular fashion) to 15M operations (when cycling through two pages) per each 2-page block.

1.3.3 Serial Communications Peripherals

The LM4F232H5BB controller supports both asynchronous and synchronous serial communications with:

- Two CAN 2.0 A/B controllers
- USB 2.0 OTG/Host/Device
- Eight UARTs with IrDA, 9-bit and ISO 7816 support (one UART with modem flow control and status)
- Six I²C modules with four transmission speeds including high-speed mode
- Four Synchronous Serial Interface modules (SSI)

The following sections provide more detail on each of these communications functions.

1.3.3.1 Controller Area Network (see page 1073)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information.

The LM4F232H5BB microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps

- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

1.3.3.2 USB (see page 1124)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM4F232H5BB microcontroller supports three configurations in USB 2.0 full and low speed: USB Device, USB Host, and USB On-The-Go (negotiated on-the-go as host or device when connected to other USB-enabled systems).

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 16 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

1.3.3.3 **UART** (see page 918)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM4F232H5BB microcontroller includes eight fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem flow control, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked.

The eight UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Modem flow control and status (on UART1)
- LIN protocol support
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
 - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

1.3.3.4 I²C (see page 1028)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the I²C bus can be designated as either a master or a slave. I²C module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the I²C master and slave can generate interrupts.

The LM4F232H5BB microcontroller includes six I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Four transmission speeds:
 - Standard (100 Kbps)
 - Fast-mode (400 Kbps)
 - Fast-mode plus (1 Mbps)
 - High-speed mode (3.33 Mbps)
- Clock low timeout interrupt
- Dual slave address capability
- Clock low timeout interrupt
- Dual slave address capability
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected

 Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

1.3.3.5 SSI (see page 985)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

The LM4F232H5BB microcontroller includes four SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

1.3.4 System Integration

The LM4F232H5BB microcontroller provides a variety of standard system functions integrated into the device, including:

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Six 32-bit timers (up to twelve 16-bit)
- Six wide 64-bit timers (up to twelve 32-bit)
- Twelve 16/32-bit Capture Compare PWM (CCP) pins

- Twelve 32/64-bit Capture Compare PWM (CCP) pins
- Lower-power battery-backed Hibernation module
- Real-Time Clock in Hibernation module
- Two Watchdog Timers
 - One timer runs off the main oscillator
 - One timer runs off the precision internal oscillator
- Up to 120 GPIOs, depending on configuration
 - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

1.3.4.1 Direct Memory Access (see page 610)

The LM4F232H5BB microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M4F processor, allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules
 - Flexible channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable priority scheme
 - Optional software-initiated requests for any channel
- Two levels of priority

- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests
- Interrupt on transfer completion, with a separate interrupt per channel

1.3.4.2 System Control and Clocks (see page 214)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information: version, part number, SRAM size, Flash memory size, and so on
- Power control
 - On-chip fixed Low Drop-Out (LDO) voltage regulator
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
 - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock
 - Precision Oscillator (PIOSC): On-chip resource providing a 16 MHz ±1% frequency at room temperature
 - 16 MHz ±3% across temperature
 - Can be recalibrated with 7-bit trim resolution
 - Software power down control for low power modes
 - Main Oscillator (MOSC): A frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
 - External crystal used with or without on-chip PLL: select supported frequencies from 4 MHz to 25 MHz.
 - External oscillator: from DC to maximum device speed

- Internal 30-kHz Oscillator: on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
- 32.768-kHz external oscillator for the Hibernation Module: eliminates need for additional crystal for main clock source
- Flexible reset sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out reset (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - MOSC failure

1.3.4.3 Programmable Timers (see page 734)

Programmable timers can be used to count or time external events that drive the Timer input pins. Each 16/32-bit GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Each 32/64-bit Wide GPTM block provides two 32-bit timers/counters that can be configured to operate independently as timersor event counters, or configured to operate as one 64-bit timer or one 64-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks with the following functional options:

- 16/32-bit operating modes:
 - 16- or 32-bit programmable one-shot timer
 - 16- or 32-bit programmable periodic timer
 - 16-bit general-purpose timer with an 8-bit prescaler
 - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
 - 16-bit input-edge count- or time-capture modes with an 8-bit prescaler
 - 16-bit PWM mode with an 8-bit prescaler and software-programmable output inversion of the PWM signal
- 32/64-bit operating modes:
 - 32- or 64-bit programmable one-shot timer
 - 32- or 64-bit programmable periodic timer
 - 32-bit general-purpose timer with a 16-bit prescaler
 - 64-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input

- 32-bit input-edge count- or time-capture modes with a16-bit prescaler
- 32-bit PWM mode with a 16-bit prescaler and software-programmable output inversion of the PWM signal
- Count up or down
- Twelve 16/32-bit Capture Compare PWM pins (CCP)
- Twelve 32/64-bit Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- Timer synchronization allows selected timers to start counting on the same clock cycle
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

1.3.4.4 CCP Pins (see page 743)

Capture Compare PWM pins (CCP) can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin.

The LM4F232H5BB microcontroller includes twelve 16/32-bit CCP pins that can be programmed to operate in the following modes:

- Capture: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.
- Compare: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM: The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

1.3.4.5 Hibernation Module (see page 522)

The Hibernation module provides logic to switch power off to the main processor and peripherals and to wake on external or time-based events. The Hibernation module includes power-sequencing logic and has the following features:

■ 32-bit real-time seconds counter (RTC) with 1/32,768 second resolution

- 32-bit RTC seconds match register and 15-bit sub seconds match for timed wake-up and interrupt generation with 1/32,768 second resolution
- RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V_{RAT} is valid
- Low-battery detection, signaling, and interrupt generation, with optional wake on low battery
- GPIO pin state can be retained during hibernation
- Clock source from a 32.768-kHz external crystal or oscillator
- 16 32-bit words of battery-backed memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

1.3.4.6 Watchdog Timers (see page 804)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris Watchdog Timer can generate an interrupt, a non-maskable interrupt, or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the microcontroller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM4F232H5BB microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking and optional NMI function
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

1.3.4.7 Programmable GPIOs (see page 674)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris GPIO module is comprised of 15 physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-120 programmable input/output pins. The number of

GPIOs available depends on the peripherals being used (see "Signal Tables" on page 1357 for the signals available to each GPIO pin).

- Up to 120 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code for Ports A-H and J; Ports K-N and P-Q are accessed through the AHB
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Per-pin interrupts available on Port P and Port Q
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence or a µDMA transfer
- Pin state can be retained during Hibernation mode
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

1.3.5 Advanced Motion Control

The LM4F232H5BB microcontroller provides motion control functions integrated into the device, including:

- Two PWM modules, with a total of 16 advanced PWM outputs for motion and energy applications
- Eight fault inputs to promote low-latency shutdown
- Two Quadrature Encoder Inputs (QEI)

The following provides more detail on these motion control functions.

1.3.5.1 PWM (see page 1254)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. Each LM4F232H5BB PWM module consists of four PWM generator block and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted.

Each PWM generator has the following features:

- Four fault-condition handling inputs to quickly provide low-latency shutdown and prevent damage to the motor being controlled, for a total of eight inputs
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)

- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Extended PWM synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended PWM fault handling, with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

1.3.5.2 QEI (see page 1334)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, the position, direction of rotation, and speed can be tracked. In addition, a third channel, or index signal, can be used to reset the position counter. The Stellaris quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel. The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 20 MHz for a 80-MHz system).

The LM4F232H5BB microcontroller includes two QEI modules providing control of two motors at the same time with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system)
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

1.3.6 Analog

The LM4F232H5BB microcontroller provides analog functions integrated into the device, including:

- Two 12-bit Analog-to-Digital Converters (ADC) with 24 analog input channels and a sample rate of one million samples/second
- Three analog comparators
- 16 digital comparators

On-chip voltage regulator

The following provides more detail on these analog functions.

1.3.6.1 ADC (see page 829)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 12-bit conversion resolution and supports 24 input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to 24 analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. Each ADC module has a digital comparator function that allows the conversion value to be diverted to a comparison unit that provides eight digital comparators.

The LM4F232H5BB microcontroller provides two ADC modules with the following features:

- 24 shared analog input channels
- 12-bit precision ADC
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses a VDDA and GNDA as the voltage reference or two external reference signals
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each sample sequencer
 - ADC module uses burst requests for DMA

1.3.6.2 Analog Comparators (see page 1239)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM4F232H5BB microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The LM4F232H5BB microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

1.3.7 JTAG and ARM Serial Wire Debug (see page 202)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging. Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus real-time access to system memory without halting the core or requiring any target resident code. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling

- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- Embedded Trace Macrocell (ETM) for instruction trace capture
- Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

1.3.8 Packaging and Temperature

■ Industrial-range (-40°C to 85°C) 157-ball RoHS-compliant BGA package

1.4 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 1356
- "Signal Tables" on page 1357
- "Operating Characteristics" on page 1408
- "Electrical Characteristics" on page 1409
- "Package Information" on page 1488

2 The Cortex-M4F Processor

The ARM® Cortex[™]-M4F processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- 32-bit ARM® Cortex™-M4F architecture optimized for small-footprint embedded applications
- 80-MHz operation; 100 DMIPS performance
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- IEEE754-compliant single-precision Floating-Point Unit (FPU)
- 16-bit SIMD vector processing unit
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M4F processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the ARM® Cortex™-M4 Technical Reference Manual.

2.1 Block Diagram

The Cortex-M4F processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M4F processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M4F processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M4F instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M4F processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

2.2 Overview

2.2.1 System-Level Interface

The Cortex-M4F processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M4F processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

2.2.2 Integrated Configurable Debug

The Cortex-M4F processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM® Debug Interface V5 Architecture Specification* for details on SWJ-DP.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Embedded Trace Macrocell (ETM) delivers unrivaled instruction trace capture in an area smaller than traditional trace units, enabling full instruction trace. For more details on the ARM ETM, see the ARM® Embedded Trace Macrocell Architecture Specification.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M4F debug capabilities, see the ARM® Debug Interface V5 Architecture Specification.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M4F trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 72.

Debug Serial Wire **ATB** Trace Out ATB Asynchronous FIFO Trace Port Interface (serializer) Slave (SWO) Port APB APB Slave -Interface Port

Figure 2-2. TPIU Block Diagram

2.2.4 Cortex-M4F System Component Details

The Cortex-M4F includes the following system components:

■ SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 125).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 126).

■ System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 127).

■ Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 127).

■ Floating-Point Unit (FPU)

Fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square-root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

2.3 Programming Model

This section describes the Cortex-M4F programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M4F has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M4F has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction.
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals

Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 88) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks: the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 78).

In Thread mode, the **CONTROL** register (see page 88) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 74.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used
Thread	Applications	Privileged or unprivileged ^a	Main stack or process stack a
Handler	Exception handlers	Always privileged	Main stack

a. See CONTROL (page 88).

2.3.3 Register Map

Figure 2-3 on page 75 shows the Cortex-M4F register set. Table 2-2 on page 75 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.




Figure 2-3. Cortex-M4F Register Set

Table 2-2. Processor Register Map

able 2 2.1 1 0000001 Register map						
Offset	Name	Туре	Reset	Description	See page	
-	R0	R/W	-	Cortex General-Purpose Register 0	77	
-	R1	R/W	-	Cortex General-Purpose Register 1	77	
-	R2	R/W	-	Cortex General-Purpose Register 2	77	
-	R3	R/W	-	Cortex General-Purpose Register 3	77	
-	R4	R/W	-	Cortex General-Purpose Register 4	77	
-	R5	R/W	-	Cortex General-Purpose Register 5	77	
-	R6	R/W	-	Cortex General-Purpose Register 6	77	
-	R7	R/W	-	Cortex General-Purpose Register 7	77	
-	R8	R/W	-	Cortex General-Purpose Register 8	77	
-	R9	R/W	-	Cortex General-Purpose Register 9	77	
-	R10	R/W	-	Cortex General-Purpose Register 10	77	
-	R11	R/W	-	Cortex General-Purpose Register 11	77	

Table 2-2. Processor Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
-	R12	R/W	-	Cortex General-Purpose Register 12	77
-	SP	R/W	-	Stack Pointer	78
-	LR	R/W	0xFFFF.FFFF	Link Register	79
-	PC	R/W	-	Program Counter	80
-	PSR	R/W	0x0100.0000	Program Status Register	81
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	85
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	86
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	87
-	CONTROL	R/W	0x0000.0000	Control Register	88
-	FPSC	R/W	-	Floating-Point Status Control	90

2.3.4 Register Descriptions

This section lists and describes the Cortex-M4F registers, in the order shown in Figure 2-3 on page 75. The core registers are not memory mapped and are accessed by register name rather than offset.

Note: The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0)

Register 2: Cortex General-Purpose Register 1 (R1)

Register 3: Cortex General-Purpose Register 2 (R2)

Register 4: Cortex General-Purpose Register 3 (R3)

Register 5: Cortex General-Purpose Register 4 (R4)

Register 6: Cortex General-Purpose Register 5 (R5)

Register 7: Cortex General-Purpose Register 6 (R6)

Register 8: Cortex General-Purpose Register 7 (R7)

Register 9: Cortex General-Purpose Register 8 (R8)

Register 10: Cortex General-Purpose Register 9 (R9)

Register 11: Cortex General-Purpose Register 10 (R10)


Register 12: Cortex General-Purpose Register 11 (R11)

Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.


Cortex General-Purpose Register 0 (R0)





Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.




Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

 ${\tt EXC_RETURN}$ is loaded into **LR** on exception entry. See Table 2-10 on page 112 for the values and description.

Link Register (LR)

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description


31:0 LINK R/W 0xFFF.FFF This field is the return address.

Register 16: Program Counter (PC)

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Program Counter (PC)





Bit/Field	Name	Type	Reset	Description
31:0	PC	R/W	-	This field is the current program address.

Register 17: Program Status Register (PSR)

Note: This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27, bits 19:16
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 7:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

APSR contains the current state of the condition flags from previous instruction executions.

EPSR contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 109).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 81 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.


Table 2-3. PSR Register Combinations

Register	Туре	Combination
PSR	R/W ^{a, b}	APSR, EPSR, and IPSR
IEPSR	RO	EPSR and IPSR
IAPSR	R/W ^a	APSR and IPSR
EAPSR	R/W ^b	APSR and EPSR

- a. The processor ignores writes to the IPSR bits.
- b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

Program Status Register (PSR)

Type R/W, reset 0x0100.0000



82

Bit/Field	Name	Туре	Reset	Description
31	N	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing PSR or APSR .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing PSR or APSR .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing PSR or APSR .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				O The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing PSR or APSR .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing PSR or APSR .

This bit is cleared by software using an $\mathtt{MRS}\xspace$ instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction. When EPSR holds the ICI execution state, bits 26:25 are zero. The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information. The value of this field is only meaningful when accessing PSR or EPSR.
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit: ■ The BLX, BX and POP {PC} instructions ■ Restoration from the stacked xPSR value on an exception return ■ Bit 0 of the vector value on an exception entry or reset
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 114 for more information. The value of this bit is only meaningful when accessing PSR or EPSR.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:16	GE	R/W	0x0	Greater Than or Equal Flags See the description of the SEL instruction in the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information. The value of this field is only meaningful when accessing PSR or APSR.
15:10	ICI / IT	RO	0x0	These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction. When an interrupt occurs during the execution of an LDM, STM, PUSH POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When EPSR holds the ICI execution state, bits 11:10 are zero. The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information. The value of this field is only meaningful when accessing PSR or EPSR.
9:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

November 08, 2011 83

Bit/Field	Name	Type	Reset	Description	
7:0	ISRNUM	RO	0x00	IPSR ISR N	umber
				This field co Service Rou	ntains the exception type number of the current Interrupt tine (ISR).
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x93	Interrupt Vector 147
				0x94-0x7F	Reserved
				C "F	tion Turne" on none 100 for more information

See "Exception Types" on page 102 for more information.


The value of this field is only meaningful when accessing **PSR** or **IPSR**.

Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 102.

Priority Mask Register (PRIMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PRIMASK	R/W	0	Priority Mask

Value Description


- Prevents the activation of all exceptions with configurable priority.
- 0 No effect.

Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 102.

Fault Mask Register (FAULTMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FAULTMASK	R/W	0	Fault Mask

Value Description

- 1 Prevents the activation of all exceptions except for NMI.
- 0 No effect.

The processor clears the ${\tt FAULTMASK}$ bit on exit from any exception handler except the NMI handler.

Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 102.

Base Priority Mask Register (BASEPRI)


Type R/W, reset 0x0000.0000

4:0

reserved

RO

0x0



Bil/Field	ivanie	rype	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	BASEPRI	R/W	0x0	Base Priority

Any exception that has a programmable priority level with the same or lower priority as the value of this field is masked. The **PRIMASK** register can be used to mask all exceptions with programmable priority levels. Higher priority exceptions have lower priority levels.

Value Description 0x0 All exceptions are unmasked. 0x1 All exceptions with priority level 1-7 are masked. 0x2 All exceptions with priority level 2-7 are masked. All exceptions with priority level 3-7 are masked. 0x3All exceptions with priority level 4-7 are masked. 0x4 All exceptions with priority level 5-7 are masked. 0x5 All exceptions with priority level 6-7 are masked. 0x60x7 All exceptions with priority level 7 are masked.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Control Register (CONTROL)


The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode, and indicates whether the FPU state is active. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC_RETURN value (see Table 2-10 on page 112). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*[™]-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC_RETURN value, as shown in Table 2-10 on page 112.

Note: When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex*TM-*M3/M4 Instruction Set Technical User's Manual*.

Control Register (CONTROL)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FPCA	R/W	0	Floating-Point Context Active

Value Description

1 Floating-point context active

0 No floating-point context active

The Cortex-M4F uses this bit to determine whether to preserve floating-point state when processing an exception.

Important: Two bits control when FPCA can be enabled: the ASPEN bit in the Floating-Point Context Control (FPCC) register and the DISFPCA bit in the Auxiliary Control (ACTLR) register.

Bit/Field	Name	Туре	Reset	Description
1	ASP	R/W	0	Active Stack Pointer
				Value Description 1
0	TMPL	R/W	0	Thread Mode Privilege Level Value Description 1 Unprivileged software can be executed in Thread mode. Only privileged software can be executed in Thread mode.

Register 22: Floating-Point Status Control (FPSC)

The **FPSC** register provides all necessary user-level control of the floating-point system.

Floating-Point Status Control (FPSC)

Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	N	Z	С	٧	reserved	AHP	DN	FZ	RMC	ODE		1	rese	erved		1
Туре	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	0	-	-	-	-	-	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	rese	rved		'	•	IDC	rese	rved	IXC	UFC	OFC	DZC	IOC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	0	0	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31	N	R/W	-	Negative Condition Code Flag Floating-point comparison operations update this condition code flag.
30	Z	R/W	-	Zero Condition Code Flag Floating-point comparison operations update this condition code flag.
29	С	R/W	-	Carry Condition Code Flag Floating-point comparison operations update this condition code flag.
28	V	R/W	-	Overflow Condition Code Flag Floating-point comparison operations update this condition code flag.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	AHP	R/W	-	Alternative Half-Precision When set, alternative half-precision format is selected. When clear, IEEE half-precision format is selected. The AHP bit in the FPDSC register holds the default value for this bit.
25	DN	R/W	-	Default NaN Mode When set, any operation involving one or more NaNs returns the Default NaN. When clear, NaN operands propagate through to the output of a floating-point operation. The DN bit in the FPDSC register holds the default value for this bit.
24	FZ	R/W	-	Flush-to-Zero Mode When set, Flush-to-Zero mode is enabled. When clear, Flush-to-Zero mode is disabled and the behavior of the floating-point system is fully compliant with the IEEE 754 standard. The FZ bit in the FPDSC register holds the default value for this bit.

Bit/Field	Name	Туре	Reset	Description
23:22	RMODE	R/W	-	Rounding Mode The specified rounding mode is used by almost all floating-point instructions. The RMODE bit in the FPDSC register holds the default value for this bit. Value Description 0x0 Round to Nearest (RN) mode 0x1 Round towards Plus Infinity (RP) mode 0x2 Round towards Minus Infinity (RM) mode 0x3 Round towards Zero (RZ) mode
21:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	IDC	R/W	-	Input Denormal Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
6:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	IXC	R/W	-	Inexact Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
3	UFC	R/W	-	Underflow Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
2	OFC	R/W	-	Overflow Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
1	DZC	R/W	-	Division by Zero Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
0	IOC	R/W	-	Invalid Operation Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.

2.3.5 Exceptions and Interrupts

The Cortex-M4F processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 109 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 126 for more information.

2.3.6 Data Types

The Cortex-M4F supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 95 for more information.

2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM4F232H5BB controller is provided in Table 2-4 on page 92. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 97).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M4 Peripherals" on page 124).

Note: Within the memory map, all reserved space returns a bus fault when read or written.

Table 2-4. Memory Map

Start	End	Description	For details, see page
Memory	'		
0x0000.0000	0x0003.FFFF	On-chip Flash	556
0x0004.0000	0x00FF.FFFF	Reserved	-
0x0100.0000	0x1FFF.FFFF	Reserved for ROM	554
0x2000.0000	0x2000.7FFF	Bit-banded on-chip SRAM	553
0x2000.8000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x220F.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	553
0x2210.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer 0	807
0x4000.1000	0x4000.1FFF	Watchdog timer 1	807
0x4000.2000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	687
0x4000.5000	0x4000.5FFF	GPIO Port B	687
0x4000.6000	0x4000.6FFF	GPIO Port C	687

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.7000	0x4000.7FFF	GPIO Port D	687
0x4000.8000	0x4000.8FFF	SSIO	999
0x4000.9000	0x4000.9FFF	SSI1	999
0x4000.A000	0x4000.AFFF	SSI2	999
0x4000.B000	0x4000.BFFF	SSI3	999
0x4000.C000	0x4000.CFFF	UART0	931
0x4000.D000	0x4000.DFFF	UART1	931
0x4000.E000	0x4000.EFFF	UART2	931
0x4000.F000	0x4000.FFFF	UART3	931
0x4001.0000	0x4001.0FFF	UART4	931
0x4001.1000	0x4001.1FFF	UART5	931
0x4001.2000	0x4001.2FFF	UART6	931
0x4001.3000	0x4001.3FFF	UART7	931
0x4001.4000	0x4001.FFFF	Reserved	-
Peripherals	'		
0x4002.0000	0x4002.0FFF	I ² C 0	1045
0x4002.1000	0x4002.1FFF	I ² C 1	1045
0x4002.2000	0x4002.2FFF	I ² C 2	1045
0x4002.3000	0x4002.3FFF	I ² C 3	1045
0x4002.4000	0x4002.4FFF	GPIO Port E	687
0x4002.5000	0x4002.5FFF	GPIO Port F	687
0x4002.6000	0x4002.6FFF	GPIO Port G	687
0x4002.7000	0x4002.7FFF	GPIO Port H	687
0x4002.8000	0x4002.8FFF	PWM 0	1268
0x4002.9000	0x4002.9FFF	PWM 1	1268
0x4002.A000	0x4002.BFFF	Reserved	-
0x4002.C000	0x4002.CFFF	QEI0	1339
0x4002.D000	0x4002.DFFF	QEI1	1339
0x4002.E000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	16/32-bit Timer 0	757
0x4003.1000	0x4003.1FFF	16/32-bit Timer 1	757
0x4003.2000	0x4003.2FFF	16/32-bit Timer 2	757
0x4003.3000	0x4003.3FFF	16/32-bit Timer 3	757
0x4003.4000	0x4003.4FFF	16/32-bit Timer 4	757
0x4003.5000	0x4003.5FFF	16/32-bit Timer 5	757
0x4003.6000	0x4003.6FFF	32/64-bit Timer 0	757
0x4003.7000	0x4003.7FFF	32/64-bit Timer 1	757
0x4003.8000	0x4003.8FFF	ADC0	849
0x4003.9000	0x4003.9FFF	ADC1	849
0x4003.A000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	1239

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4003.D000	0x4003.DFFF	GPIO Port J	687
0x4003.E000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	1093
0x4004.1000	0x4004.1FFF	CAN1 Controller	1093
0x4004.2000	0x4004.BFFF	Reserved	-
0x4004.C000	0x4004.CFFF	32/64-bit Timer 2	757
0x4004.D000	0x4004.DFFF	32/64-bit Timer 3	757
0x4004.E000	0x4004.EFFF	32/64-bit Timer 4	757
0x4004.F000	0x4004.FFFF	32/64-bit Timer 5	757
0x4005.0000	0x4005.0FFF	USB	1145
0x4005.1000	0x4005.7FFF	Reserved	-
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	687
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	687
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	687
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	687
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	687
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	687
0x4005.E000	0x4005.EFFF	GPIO Port G (AHB aperture)	687
0x4005.F000	0x4005.FFFF	GPIO Port H (AHB aperture)	687
0x4006.0000	0x4006.0FFF	GPIO Port J (AHB aperture)	687
0x4006.1000	0x4006.1FFF	GPIO Port K (AHB aperture)	687
0x4006.2000	0x4006.2FFF	GPIO Port L (AHB aperture)	687
0x4006.3000	0x4006.3FFF	GPIO Port M (AHB aperture)	687
0x4006.4000	0x4006.4FFF	GPIO Port N (AHB aperture)	687
0x4006.5000	0x4006.5FFF	GPIO Port P (AHB aperture)	687
0x4006.6000	0x4006.6FFF	GPIO Port Q (AHB aperture)	687
0x4006.7000	0x400A.EFFF	Reserved	-
0x400A.F000	0x400A.FFFF	EEPROM and Key Locker	585
0x400B.0000	0x400B.FFFF	Reserved	-
0x400C.0000	0x400C.0FFF	I ² C 4	1045
0x400C.1000	0x400C.1FFF	I ² C 5	1045
0x400C.2000	0x400F.8FFF	Reserved	-
0x400F.9000	0x400F.9FFF	System Exception Module	514
0x400F.A000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	534
0x400F.D000	0x400F.DFFF	Flash memory control	567
0x400F.E000	0x400F.EFFF	System control	236
0x400F.F000	0x400F.FFFF	μDMA	631
0x4010.0000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
Private Peripheral Bus			
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	71
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	71
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	71
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M4F Peripherals (SysTick, NVIC, MPU, FPU and SCB)	136
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	72
0xE004.1000	0xE004.1FFF	Embedded Trace Macrocell (ETM)	71
0xE004.2000	0xFFFF.FFFF	Reserved	-

2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 96).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

2.4.3 Behavior of Memory Accesses

Table 2-5 on page 96 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 95 for more information on memory types and

the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 92 for more information).

Table 2-5. Memory Access Behavior

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 98).
0x4000.0000 - 0x5FFF.FFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 98).
0x6000.0000 - 0x9FFF.FFFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M4F has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 127.

The Cortex-M4F prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 95 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M4F has the following memory barrier instructions:

■ The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.

- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

MPU programming

- If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
- Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.

Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 98. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 98. For the specific address range of the bit-band regions, see Table 2-4 on page 92.

Note: A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Table 2-6. SRAM Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x2000.0000 - 0x200F.FFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.
0x2200.0000 - 0x23FF.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

Table 2-7. Peripheral Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x4000.0000 - 0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.
0x4200.0000 - 0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

where:

bit_word_offset

The position of the target bit in the bit-band memory region.

bit word addr

The address of the word in the alias memory region that maps to the targeted bit.

bit band base

The starting address of the alias region.

byte offset

The number of the byte in the bit-band region that contains the targeted bit.

bit number

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 99 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)
```


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

```
0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)
```

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

```
0x2200.001C = 0x2200.0000 + (0*32) + (7*4)
```

Figure 2-4. Bit-Band Mapping



2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0x0F. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 95 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (Isbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 100 illustrates how data is stored.

Figure 2-5. Data Storage



2.4.7 Synchronization Primitives

The Cortex-M4F instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- **2.** Modify the value, as required.

- **3.** Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- 1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- 2. If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M4F includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

2.5 Exception Model

The ARM Cortex-M4F processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 103 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 104 interrupts (listed in Table 2-9 on page 104).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 126.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 126 for more information on exceptions and interrupts.

2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- **Pending.** The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.

Note: An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

■ **Active and Pending.** The exception is being serviced by the processor, and there is a pending exception from the same source.

2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.

- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an
 instruction or data memory transaction such as a prefetch fault or a memory access fault. This
 fault can be enabled or disabled.
- **Usage Fault.** A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
 - An undefined instruction
 - An illegal unaligned access
 - Invalid state on instruction execution
 - An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- **SVCall.** A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- **Debug Monitor.** This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- **PendSV.** PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the **Interrupt Control and State (INTCTRL)** register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 104 lists the interrupts on the LM4F232H5BB controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 103 shows as having configurable priority (see the **SYSHNDCTRL** register on page 175 and the **DIS0** register on page 146).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 112.

Table 2-8. Exception Types

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous

Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable ^c	0x0000.0010	Synchronous
Bus Fault	5	programmable ^c	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable ^c	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable ^c	0x0000.002C	Synchronous
Debug Monitor	12	programmable ^c	0x0000.0030	Synchronous
-	13	-	-	Reserved
PendSV	14	programmable ^c	0x0000.0038	Asynchronous
SysTick	15	programmable ^c	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable ^d	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	I ² C0
25	9	0x0000.0064	PWM0 Fault
26	10	0x0000.0068	PWM0 Generator 0
27	11	0x0000.006C	PWM0 Generator 1
28	12	0x0000.0070	PWM0 Generator 2
29	13	0x0000.0074	QEI0
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3

b. See "Vector Table" on page 107.

c. See SYSPRI1 on page 172.

d. See **PRIn** registers on page 154.

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
34	18	0x0000.0088	Watchdog Timers 0 and 1
35	19	0x0000.008C	16/32-Bit Timer 0A
36	20	0x0000.0090	16/32-Bit Timer 0B
37	21	0x0000.0094	16/32-Bit Timer 1A
38	22	0x0000.0098	16/32-Bit Timer 1B
39	23	0x0000.009C	16/32-Bit Timer 2A
40	24	0x0000.00A0	16/32-Bit Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	0x0000.00AC	Analog Comparator 2
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control and EEPROM Control
46	30	0x0000.00B8	GPIO Port F
47	31	0x0000.00BC	GPIO Port G
48	32	0x0000.00C0	GPIO Port H
49	33	0x0000.00C4	UART2
50	34	0x0000.00C8	SSI1
51	35	0x0000.00CC	16/32-Bit Timer 3A
52	36	0x0000.00D0	16/32-Bit Timer 3B
53	37	0x0000.00D4	I ² C1
54	38	0x0000.00D8	QEI1
55	39	0x0000.00DC	CAN0
56	40	0x0000.00E0	CAN1
57-58	41-42	-	Reserved
59	43	0x0000.00EC	Hibernation Module
60	44	0x0000.00F0	USB
61	45	0x0000.00F4	PWM Generator 3
62	46	0x0000.00F8	μDMA Software
63	47	0x0000.00FC	µDMA Error
64	48	0x0000.0100	ADC1 Sequence 0
65	49	0x0000.0104	ADC1 Sequence 1
66	50	0x0000.0108	ADC1 Sequence 2
67	51	0x0000.010C	ADC1 Sequence 3
68-69	52-53	-	Reserved
70	54	0x0000.0118	GPIO Port J
71	55	0x0000.011C	GPIO Port K
72	56	0x0000.0120	GPIO Port L
73	57	0x0000.0124	SSI2
74	58	0x0000.0128	SSI3
75	59	0x0000.012C	UART3
76	60	0x0000.0130	UART4

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
77	61	0x0000.0134	UART5
78	62	0x0000.0138	UART6
79	63	0x0000.013C	UART7
80-83	64-67	0x0000.0140 - 0x0000.014C	Reserved
84	68	0x0000.0150	I ² C2
85	69	0x0000.0154	I ² C3
86	70	0x0000.0158	16/32-Bit Timer 4A
87	71	0x0000.015C	16/32-Bit Timer 4B
88-107	72-91	0x0000.0160 - 0x0000.01AC	Reserved
108	92	0x0000.01B0	16/32-Bit Timer 5A
109	93	0x0000.01B4	16/32-Bit Timer 5B
110	94	0x0000.01B8	32/64-Bit Timer 0A
111	95	0x0000.01BC	32/64-Bit Timer 0B
112	96	0x0000.01C0	32/64-Bit Timer 1A
113	97	0x0000.01C4	32/64-Bit Timer 1B
114	98	0x0000.01C8	32/64-Bit Timer 2A
115	99	0x0000.01CC	32/64-Bit Timer 2B
116	100	0x0000.01D0	32/64-Bit Timer 3A
117	101	0x0000.01D4	32/64-Bit Timer 3B
118	102	0x0000.01D8	32/64-Bit Timer 4A
119	103	0x0000.01DC	32/64-Bit Timer 4B
120	104	0x0000.01E0	32/64-Bit Timer 5A
121	105	0x0000.01E4	32/64-Bit Timer 5B
122	106	0x0000.01E8	System Exception (imprecise)
123-124	107-108	-	Reserved
125	109	0x0000.01F4	I ² C4
126	110	0x0000.01F8	I ² C5
127	111	0x0000.01FC	GPIO Port M
128	112	0x0000.0200	GPIO Port N
129-131	113-115	-	Reserved
132	116	0x0000.0210	GPIO Port P (Summary or P0)
133	117	0x0000.0214	GPIO Port P1
134	118	0x0000.0218	GPIO Port P2
135	119	0x0000.021C	GPIO Port P3
136	120	0x0000.0220	GPIO Port P4
137	121	0x0000.0224	GPIO Port P5
138	122	0x0000.0228	GPIO Port P6
139	123	0x0000.022C	GPIO Port P7
140	124	0x0000.0230	GPIO Port Q (Summary or Q0)

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
141	125	0x0000.0234	GPIO Port Q1
142	126	0x0000.0238	GPIO Port Q2
143	127	0x0000.023C	GPIO Port Q3
144	128	0x0000.0240	GPIO Port Q4
145	129	0x0000.0244	GPIO Port Q5
146	130	0x0000.0248	GPIO Port Q6
147	131	0x0000.024C	GPIO Port Q7
148-149	132-133	-	Reserved
150	134	0x0000.0258	PWM1 Generator 0
151	135	0x0000.025C	PWM1 Generator 1
152	136	0x0000.0260	PWM1 Generator 2
153	137	0x0000.0264	PWM1 Generator 3
154	138	0x0000.0268	PWM1 Fault

2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- Fault Handlers. Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 103. Figure 2-6 on page 108 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
147	131	0v0254	IRQ131
18 17 16 15 14 13 12 11 10 9	2 1 0 -1 -2	0x0254 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved SVCall
7 6 5 4 3 2	-10 -11 -12 -13 -14	0x0018 0x0014 0x0010 0x000C 0x0008 0x0004 0x0000	Usage fault Bus fault Memory management fault Hard fault NMI Reset Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0400 to 0x3FFF.FC00 (see "Vector Table" on page 107). Note that when configuring the **VTABLE** register, the offset must be aligned on a 1024-byte boundary.

2.5.5 Exception Priorities

As Table 2-8 on page 103 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 172 and page 154.

Note: Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 166.

2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- **Preemption.** When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 109 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 110 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 111 for more information.
- **Tail-Chaining.** This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On

return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 85, **FAULTMASK** on page 86, and **BASEPRI** on page 87). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

When using floating-point routines, the Cortex-M4F processor automatically stacks the architected floating-point state on exception entry. Figure 2-7 on page 111 shows the Cortex-M4F stack frame layout when floating-point state is preserved on the stack as the result of an interrupt or an exception.

Note: Where stack space for floating-point state is not allocated, the stack frame is the same as that of ARMv7-M implementations without an FPU. Figure 2-7 on page 111 shows this stack frame also.




Figure 2-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the **LR**, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest five bits of this value provide information on the return stack and processor mode. Table 2-10 on page 112 shows the EXC_RETURN values with a description of the exception return behavior.

EXC_RETURN bits 31:5 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 2-10. Exception Return Behavior

EXC_RETURN[31:0]	Description
0xFFFF.FFE0	Reserved
0xFFFF.FFE1	Return to Handler mode.
	Exception return uses floating-point state from MSP.
	Execution uses MSP after return.
0xFFFF.FFE2 - 0xFFFF.FFE8	Reserved
0xFFFF.FFE9	Return to Thread mode.
	Exception return uses floating-point state from MSP.
	Execution uses MSP after return.
0xFFFF.FFEA - 0xFFFF.FFEC	Reserved
0xFFFF.FFED	Return to Thread mode.
	Exception return uses floating-point state from PSP.
	Execution uses PSP after return.
0xFFFF.FFEE - 0xFFFF.FFF0	Reserved
0xFFFF.FFF1	Return to Handler mode.
	Exception return uses non-floating-point state from MSP.
	Execution uses MSP after return.
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved
0xFFFF.FFF9	Return to Thread mode.
	Exception return uses non-floating-point state from MSP.
	Execution uses MSP after return.
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved
0xFFFF.FFFD	Return to Thread mode.
	Exception return uses non-floating-point state from PSP.
	Execution uses PSP after return.
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved

2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 101). The following conditions generate a fault:

A bus error on an instruction fetch or vector table load or a data access.

- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

2.6.1 Fault Types

Table 2-11 on page 113 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 179 for more information about the fault status registers.

Table 2-11. Faults

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR ^a
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
MPU or default memory mismatch during lazy floating-point state preservation	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MLSPERR
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Bus error during lazy floating-point state preservation	Bus fault	Bus Fault Status (BFAULTSTAT)	BLSPE
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state ^b	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

a. Occurs on an access to an XN region even if the MPU is disabled.

2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 172). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 175).

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 101.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 114.

Table 2-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 185
Memory management	Memory Management Fault Status	Memory Management Fault	page 179
fault	(MFAULTSTAT)	Address (MMADDR)	page 186
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 179
		(FAULTADDR)	page 187
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 179

2.6.4 Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

2.7 Power Management

The Cortex-M4F processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 168). For more information about the behavior of the sleep modes, see "System Control" on page 228.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 116). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 85 and page 86.

2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 168.

2.7.3 The Wake-Up Interrupt Controller

The Wake-Up Interrupt Controller (WIC) is a peripheral that can detect an interrupt and wake the processor from deep sleep mode. The WIC is enabled only when the DEEPSLEEP bit in the SCR register is set (see page 168).

The WIC is not programmable, and does not have any registers or user interface. It operates entirely from hardware signals.

When the WIC is enabled and the processor enters deep sleep mode, the power management unit in the system can power down most of the Cortex-M4F processor. This has the side effect of stopping the SysTick timer. When the WIC receives an interrupt, it takes a number of clock cycles to wake up the processor and restore its state, before it can process the interrupt. This means interrupt latency is increased in deep sleep mode.

Note: If the processor detects a connection to a debugger it disables the WIC.

2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 116 lists the supported instructions.

Note: In Table 2-13 on page 116:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *ARM*® *Cortex*™-*M4 Technical Reference Manual*.

Table 2-13. Cortex-M4F Instruction Summary

Mnemonic	Operands	Brief Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn , #imm12	Add	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
ADR	Rd, label	Load PC-relative address	-
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C
В	label	Branch	-
BFC	Rd, #lsb, #width	Bit field clear	-
BFI	Rd, Rn, #lsb, #width	Bit field insert	-
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C
BKPT	#imm	Breakpoint	-
BL	label	Branch with link	-
BLX	Rm	Branch indirect with link	-
BX	Rm	Branch indirect	-
CBNZ	Rn, label	Compare and branch if non-zero	-
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical shift left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	N,Z,C

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C
MOVT	Rd, #imm16	Move top	-
MRS	Rd, spec_reg	Move from special register to general register	-
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	-	No operation	-
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
РКНТВ, РКНВТ	{Rd,} Rn, Rm, Op2	Pack halfword	-
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
QADD	{Rd,} Rn, Rm	Saturating add	Q
QADD16	{Rd,} Rn, Rm	Saturating add 16	-
QADD8	{Rd,} Rn, Rm	Saturating add 8	-
QASX	{Rd,} Rn, Rm	Saturating add and subtract with exchange	-
QDADD	{Rd,} Rn, Rm	Saturating double and add	Q
QDSUB	{Rd,} Rn, Rm	Saturating double and subtract	Q
QSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	-
QSUB	{Rd,} Rn, Rm	Saturating subtract	Q
QSUB16	{Rd,} Rn, Rm	Saturating subtract 16	-
QSUB8	{Rd,} Rn, Rm	Saturating subtract 8	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed add 16	GE
SADD8	{Rd,} Rn, Rm	Signed add 8	GE
SASX	{Rd,} Rn, Rm	Signed add and subtract with exchange	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
SEL	{Rd,} Rn, Rm	Select bytes	-
SEV	-	Send event	-
SHADD16	{Rd,} Rn, Rm	Signed halving add 16	-
SHADD8	{Rd,} Rn, Rm	Signed halving add 8	-
SHASX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSAX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSUB16	{Rd,} Rn, Rm	Signed halving subtract 16	-
SHSUB8	{Rd,} Rn, Rm	Signed halving subtract 8	-
SMLABB, SMLABT, SMLATB,	Rd, Rn, Rm, Ra	Signed multiply accumulate long (halfwords)	Q
SMLATT			
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed multiply accumulate dual	Q
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long (halfwords)	-
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long dual	-
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed multiply accumulate, word by halfword	Q
SMLSD SMLSDX	Rd, Rn, Rm, Ra	Signed multiply subtract dual	Q
SMLSLD SMLSLDX	RdLo, RdHi, Rn, Rm	Signed multiply subtract long dual	
SMMLA	Rd, Rn, Rm, Ra	Signed most significant word multiply accumulate	-
SMMLS, SMMLR	Rd, Rn, Rm, Ra	Signed most significant word multiply subtract	-
SMMUL,	{Rd,} Rn, Rm	Signed most significant word multiply	-
SMMULR		Signed dual multiply add	10
SMUAD SMUADX	{Rd,} Rn, Rm	Signed dual multiply add	Q
	(Dd) Dn D	Signed multiply helfwords	
SMULBB, SMULBT, SMULTB,	{Rd,} Rn, Rm	Signed multiply halfwords	-
SMULTT			
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-
SMULWB,	{Rd,} Rn, Rm	Signed multiply by halfword	-
SMULWT	(ICC,) ICI, ICII	olytica matapiy by natiword	

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
SMUSD,	{Rd,} Rn, Rm	Signed dual multiply subtract	-
SMUSDX			
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q
SSAT16	Rd, #n, Rm	Signed saturate 16	Q
SSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed subtract 16	-
SSUB8	{Rd,} Rn, Rm	Signed subtract 8	-
STM	Rn{!}, reglist	Store multiple registers, increment after	-
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-
STR	Rt, [Rn {, #offset}]	Store register word	-
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-
STRT	Rt, [Rn {, #offset}]	Store register word	-
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V
SVC	#imm	Supervisor call	-
SXTAB	{Rd,} Rn, Rm, {,ROR #}	Extend 8 bits to 32 and add	-
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	-
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	-
SXTB16	{Rd,} Rm {,ROR #n}	Signed extend byte 16	-
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-
ГВВ	[Rn, Rm]	Table branch byte	-
ГВН	[Rn, Rm, LSL #1]	Table branch halfword	-
ΓEQ	Rn, Op2	Test equivalence	N,Z,C
rst	Rn, Op2	Test	N,Z,C
JADD16	{Rd,} Rn, Rm	Unsigned add 16	GE
JADD8	{Rd,} Rn, Rm	Unsigned add 8	GE
JASX	{Rd,} Rn, Rm	Unsigned add and subtract with exchange	GE
JHADD16	{Rd,} Rn, Rm	Unsigned halving add 16	-
JHADD8	{Rd,} Rn, Rm	Unsigned halving add 8	-
UHASX	{Rd,} Rn, Rm	Unsigned halving add and subtract with exchange	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
UHSAX	{Rd,} Rn, Rm	Unsigned halving subtract and add with exchange	-
UHSUB16	{Rd,} Rn, Rm	Unsigned halving subtract 16	-
UHSUB8	{Rd,} Rn, Rm	Unsigned halving subtract 8	-
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-
UDIV	{Rd,} Rn, Rm	Unsigned divide	-
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned multiply accumulate accumulate long (32x32+64), 64-bit result	-
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	-
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	-
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	-
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	-
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	-
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	-
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	-
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	-
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q
USAX	{Rd,} Rn, Rm	Unsigned Subtract and add with Exchange	GE
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE
UXTAB	{Rd,} Rn, Rm, {,ROR #}	Rotate, extend 8 bits to 32 and Add	-
UXTAB16	{Rd,} Rn, Rm, {,ROR #}	Rotate, dual extend 8 bits to 16 and Add	-
UXTAH	{Rd,} Rn, Rm, {,ROR #}	Rotate, unsigned extend and Add Halfword	-
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-
UXTB16	{Rd,} Rm, {,ROR #n}	Unsigned Extend Byte 16	-
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-
VABS.F32	Sd, Sm	Floating-point Absolute	-
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	-
VCMP.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero	FPSCR
VCMPE.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	-
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	-
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	-
VCVTT <b t="" ="">.F32.F16	Sd, Sm	Converts single-precision register to half-precision	-
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	-
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	-
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	-
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	-
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	-
VLDM.F<32 64>	Rn{!}, list	Load Multiple extension registers	-
VLDR.F<32 64>	<dd sd>, [Rn]</dd sd>	Load an extension register from memory	-
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	-
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	-
VMOV.F32	Sd, #imm	Floating-point Move immediate	-
VMOV	Sd, Sm	Floating-point Move register	-
VMOV	Sn, Rt	Copy ARM core register to single precision	-
VMOV	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	-
VMOV	Dd[x], Rt	Copy ARM core register to scalar	-
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	-
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	-
VNEG.F32	Sd, Sm	Floating-point Negate	-
VNMLA.F32	{Sd,} Sn, Sm	Floating-point Multiply and Add	-
VNMLS.F32	{Sd,} Sn, Sm	Floating-point Multiply and Subtract	-
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	-
VPOP	list	Pop extension registers	-
VPUSH	list	Push extension registers	-
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	-
VSTM	Rn{!}, list	Floating-point register Store Multiple	-
VSTR.F3<32 64>	Sd, [Rn]	Stores an extension register to memory	-
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	-
USAT	Rd, #n, Rm {,shift #s}	Unsigned saturate	Q
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a byte	-
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a halfword	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

3 Cortex-M4 Peripherals

This chapter provides information on the Stellaris® implementation of the Cortex-M4 processor peripherals, including:

■ SysTick (see page 125)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 126)
 - Facilitates low-latency exception and interrupt handling
 - Controls power management
 - Implements system control registers
- System Control Block (SCB) (see page 127)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

■ Memory Protection Unit (MPU) (see page 127)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

■ Floating-Point Unit (FPU) (see page 132)

Fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

Table 3-1 on page 124 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Table 3-1	. Core Peripheral	Register Regions
-----------	-------------------	------------------

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	125
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	126
0xE000.EF00-0xE000.EF03		
0xE000.E008-0xE000.E00F	System Control Block	127
0xE000.ED00-0xE000.ED3F		
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	127
0xE000.EF30-0xE000.EF44	Floating Point Unit	132

3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M4 processor peripherals: SysTick, NVIC, SCB and MPU.

3.1.1 System Timer (SysTick)

Cortex-M4 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on either the system clock or the precision internal oscillator (PIOSC) divided by 4. If this clock signal is stopped for low power mode, the SysTick counter stops. SysTick can be kept running during Deep-sleep mode by setting the CLK_SRC bit in the SysTick Control and Status Register (STCTRL) register and ensuring that the PIOSCPD bit in the Deep Sleep Clock Configuration (DSLPCLKCFG) register is clear. Ensure software uses aligned word accesses to access the SysTick registers.

The SysTick counter reload and current value are undefined at reset; the correct initialization sequence for the SysTick counter is:

- 1. Program the value in the STRELOAD register.
- 2. Clear the **STCURRENT** register by writing to it with any value.
- **3.** Configure the **STCTRL** register for the required operation.

Note: When the processor is halted for debugging, the counter does not decrement.

3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 104 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 126 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M4 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the **Software Trigger Interrupt (SWTRIG)** register to make a Software-Generated Interrupt pending. See the INT bit in the **PEND0** register on page 148 or **SWTRIG** on page 158.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples
 the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending,
 which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the
 interrupt changes to inactive.
 - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed
 the state of the interrupt changes to pending and active. In this case, when the processor
 returns from the ISR the state of the interrupt changes to pending, which might cause the
 processor to immediately re-enter the ISR.
 - If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.
- Software writes to the corresponding interrupt clear-pending register bit
 - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.
 - For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending
 or to active, if the state was active and pending.

3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M4 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M4 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 95 for more information).

Table 3-2 on page 128 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 132 for guidelines for programming a microcontroller implementation.

Table 3-2. Memory Attributes Summary

Memory Type Description	
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.
Device	Memory-mapped peripherals
Normal	Normal memory

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The MPUATTR register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the MPU Region Number (MPUNUMBER), MPU Region Base Address (MPUBASE) and MPUATTR registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the MPUBASEx and MPUATTRx aliases to program up to four regions simultaneously using an STM instruction.

Updating an MPU Region Using Separate Words

This example simple code configures one region:

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
STR R1, [R0, #0x0] ; Region Number

BIC R2, R2, #1 ; Disable

STRH R2, [R0, #0x8] ; Region Size and Enable

STR R4, [R0, #0x4] ; Region Base Address

STRH R3, [R0, #0xA] ; Region Attribute

ORR R2, #1 ; Enable

STRH R2, [R0, #0x8] ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 192) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

Subregions


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 194) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to 0×00 , otherwise the MPU behavior is unpredictable.

Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 130 shows.

Figure 3-1. SRD Use Example



3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 130 shows the encodings for the \mathtt{TEX} , \mathtt{C} , \mathtt{B} , and \mathtt{S} access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M4 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 132 for information on programming the MPU for Stellaris implementations.

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000b	x ^a	0	0	Strongly Ordered	Shareable	-
000	x ^a	0	1	Device	Shareable	-

Table 3-3. TEX, S, C, and B Bit Field Encoding (continued)

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x ^a	0	1	Reserved encoding	-	-
001	x ^a	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x ^a	0	0	Device	Not shareable	Nonshared Device.
010	x ^a	0	1	Reserved encoding	-	-
010	x ^a	1	x ^a	Reserved encoding	-	-
1BB	0	Α	Α	Normal	Not shareable	Cached memory (BB =
1BB	1	А	А	Normal	Shareable	outer policy, AA = inner policy).
						See Table 3-4 for the encoding of the AA and BB bits.

a. The MPU ignores the value of this bit.

Table 3-4 on page 131 shows the cache policy for memory attribute encodings with a $\pm \pm \times$ value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 131 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field		Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.

Table 3-5. AP Bit Field Encoding (continued)

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 132.

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 92 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 179 for more information.

3.1.5 Floating-Point Unit (FPU)

This section describes the Floating-Point Unit (FPU) and the registers it uses. The FPU provides:

- 32-bit instructions for single-precision (C float) data-processing operations
- Combined Multiply and Accumulate instructions for increased precision (Fused MAC)
- Hardware support for conversion, addition, subtraction, multiplication with optional accumulate, division, and square-root
- Hardware support for denormals and all IEEE rounding modes
- 32 dedicated 32-bit single-precision registers, also addressable as 16 double-word registers
- Decoupled three stage pipeline


The Cortex-M4F FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions. The FPU provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic, referred to as the IEEE 754 standard. The FPU's single-precision extension registers can also be accessed as 16 doubleword registers for load, store, and move operations.

3.1.5.1 FPU Views of the Register Bank

The FPU provides an extension register file containing 32 single-precision registers. These can be viewed as:

- Sixteen 64-bit doubleword registers, D0-D15
- Thirty-two 32-bit single-word registers, S0-S31
- A combination of registers from the above views

Figure 3-2. FPU Register Bank



The mapping between the registers is as follows:

- S<2n> maps to the least significant half of D<n>
- S<2n+1> maps to the most significant half of D<n>

For example, you can access the least significant half of the value in D6 by accessing S12, and the most significant half of the elements by accessing S13.

3.1.5.2 Modes of Operation

The FPU provides three modes of operation to accommodate a variety of applications.

Full-Compliance mode. In Full-Compliance mode, the FPU processes all operations according to the IEEE 754 standard in hardware.

Flush-to-Zero mode. Setting the FZ bit of the Floating-Point Status and Control (FPSC) register enables Flush-to-Zero mode. In this mode, the FPU treats all subnormal input operands of arithmetic CDP operations as zeros in the operation. Exceptions that result from a zero operand are signalled appropriately. VABS, VNEG, and VMOV are not considered arithmetic CDP operations and are not affected by Flush-to-Zero mode. A result that is tiny, as described in the IEEE 754 standard, where the destination precision is smaller in magnitude than the minimum normal value before rounding, is replaced with a zero. The IDC bit in FPSC indicates when an input flush occurs. The UFC bit in FPSC indicates when a result flush occurs.

Default NaN mode. Setting the DN bit in the **FPSC** register enables default NaN mode. In this mode, the result of any arithmetic data processing operation that involves an input NaN, or that generates a NaN result, returns the default NaN. Propagation of the fraction bits is maintained only by VABS,

VNEG, and VMOV operations. All other CDP operations ignore any information in the fraction bits of an input NaN.

3.1.5.3 Compliance with the IEEE 754 standard

When Default NaN (DN) and Flush-to-Zero (FZ) modes are disabled, FPv4 functionality is compliant with the IEEE 754 standard in hardware. No support code is required to achieve this compliance.

3.1.5.4 Complete Implementation of the IEEE 754 standard

The Cortex-M4F floating point instruction set does not support all operations defined in the IEEE 754-2008 standard. Unsupported operations include, but are not limited to the following:

- Remainder
- Round floating-point number to integer-valued floating-point number
- Binary-to-decimal conversions
- Decimal-to-binary conversions
- Direct comparison of single-precision and double-precision values

The Cortex-M4 FPU supports fused MAC operations as described in the IEEE standard. For complete implementation of the IEEE 754-2008 standard, floating-point functionality must be augmented with library functions.

3.1.5.5 IEEE 754 standard implementation choices

NaN handling

All single-precision values with the maximum exponent field value and a nonzero fraction field are valid NaNs. A most-significant fraction bit of zero indicates a Signaling NaN (SNaN). A one indicates a Quiet NaN (QNaN). Two NaN values are treated as different NaNs if they differ in any bit. The below table shows the default NaN values.

Sign	Fraction	Fraction
0	0xFF	bit [22] = 1, bits [21:0] are all zeros

Processing of input NaNs for ARM floating-point functionality and libraries is defined as follows:

- In full-compliance mode, NaNs are handled as described in the ARM Architecture Reference Manual. The hardware processes the NaNs directly for arithmetic CDP instructions. For data transfer operations, NaNs are transferred without raising the Invalid Operation exception. For the non-arithmetic CDP instructions, VABS, VNEG, and VMOV, NaNs are copied, with a change of sign if specified in the instructions, without causing the Invalid Operation exception.
- In default NaN mode, arithmetic CDP instructions involving NaN operands return the default NaN regardless of the fractions of any NaN operands. SNaNs in an arithmetic CDP operation set the IOC flag, FPSCR[0]. NaN handling by data transfer and non-arithmetic CDP instructions is the same as in full-compliance mode.

Table 3-7. QNaN and SNaN Handling

	Default NaN Mode	With QNaN Operand	With SNaN Operand			
Arithmetic CDP	Off	The QNaN or one of the QNaN operands, if there is more than one, is returned according to the rules given in the ARM Architecture Reference Manual.	IOC ^a set. The SNaN is quieted and the result NaN is determined by the rules given in the ARM Architecture Reference Manual.			
	On	Default NaN returns.	IOCa set. Default NaN returns.			
Non-arithmetic CDP	Off/On	NaN passes to destination with sign change	ged as appropriate.			
FCMP(Z)	-	Unordered compare.	IOC set. Unordered compare.			
FCMPE(Z)	-	IOC set. Unordered compare.	IOC set. Unordered compare.			
Load/store	Off/On	All NaNs transferred.				

a. IOC is the Invalid Operation exception flag, FPSCR[0].

Comparisons

Comparison results modify the flags in the FPSCR. You can use the MVRS APSR_nzcv instruction (formerly FMSTAT) to transfer the current flags from the FPSCR to the APSR. See the ARM Architecture Reference Manual for mapping of IEEE 754-2008 standard predicates to ARM conditions. The flags used are chosen so that subsequent conditional execution of ARM instructions can test the predicates defined in the IEEE standard.

Underflow

The Cortex-M4F FPU uses the before rounding form of tininess and the inexact result form of loss of accuracy as described in the IEEE 754-2008 standard to generate Underflow exceptions.

In flush-to-zero mode, results that are tiny before rounding, as described in the IEEE standard, are flushed to a zero, and the UFC flag, FPSCR[3], is set. See the ARM Architecture Reference Manual for information on flush-to-zero mode.

When the FPU is not in flush-to-zero mode, operations are performed on subnormal operands. If the operation does not produce a tiny result, it returns the computed result, and the UFC flag, FPSCR[3], is not set. The IXC flag, FPSCR[4], is set if the operation is inexact. If the operation produces a tiny result, the result is a subnormal or zero value, and the UFC flag, FPSCR[3], is set if the result was also inexact.

3.1.5.6 Exceptions

The FPU sets the cumulative exception status flag in the FPSCR register as required for each instruction, in accordance with the FPv4 architecture. The FPU does not support user-mode traps. The exception enable bits in the FPSCR read-as-zero, and writes are ignored. The processor also has six output pins, FPIXC, FPUFC, FPOFC, FPDZC, FPIDC, and FPIOC, that each reflect the status of one of the cumulative exception flags. See the Cortex-M4 Integration and Implementation Manual for a description of these outputs.

The processor can reduce the exception latency by using lazy stacking. See Auxiliary Control Register, ACTLR on page 4-5. This means that the processor reserves space on the stack for the FP state, but does not save that state information to the stack. See the ARMv7-M Architecture Reference Manual for more information.

3.1.5.7 Enabling the FPU

The FPU is disabled from reset. You must enable it before you can use any floating-point instructions. The processor must be in privileged mode to read from and write to the **Coprocessor Access**

Control (CPAC) register. The below example code sequence enables the FPU in both privileged and user modes.

```
; CPACR is located at address 0xE000ED88
LDR.W R0, =0xE000ED88
; Read CPACR
LDR R1, [R0]
; Set bits 20-23 to enable CP10 and CP11 coprocessors
ORR R1, R1, #(0xF << 20)
; Write back the modified value to the CPACR
STR R1, [R0]; wait for store to complete
DSB
;reset pipeline now the FPU is enabled
ISB</pre>
```

3.2 Register Map

Table 3-8 on page 136 lists the Cortex-M4 Peripheral SysTick, NVIC, MPU, FPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

Note: Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 3-8. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page
System T	imer (SysTick) Regist	ters			
0x010	STCTRL	R/W	0x0000.0004	SysTick Control and Status Register	140
0x014	STRELOAD	R/W	-	SysTick Reload Value Register	142
0x018	STCURRENT	R/WC	-	SysTick Current Value Register	143
Nested V	ectored Interrupt Con	troller (NVIC) I	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-31 Set Enable	144
0x104	EN1	R/W	0x0000.0000	Interrupt 32-63 Set Enable	144
0x108	EN2	R/W	0x0000.0000	Interrupt 64-95 Set Enable	144
0x10C	EN3	R/W	0x0000.0000	Interrupt 96-127 Set Enable	144
0x110	EN4	R/W	0x0000.0000	Interrupt 128-131 Set Enable	145
0x180	DIS0	R/W	0x0000.0000	Interrupt 0-31 Clear Enable	146
0x184	DIS1	R/W	0x0000.0000	Interrupt 32-63 Clear Enable	146
0x188	DIS2	R/W	0x0000.0000	Interrupt 64-95 Clear Enable	146
0x18C	DIS3	R/W	0x0000.0000	Interrupt 96-127 Clear Enable	146
0x190	DIS4	R/W	0x0000.0000	Interrupt 128-131 Clear Enable	147
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-31 Set Pending	148
0x204	PEND1	R/W	0x0000.0000	Interrupt 32-63 Set Pending	148

Table 3-8. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x208	PEND2	R/W	0x0000.0000	Interrupt 64-95 Set Pending	148
0x20C	PEND3	R/W	0x0000.0000	Interrupt 96-127 Set Pending	148
0x210	PEND4	R/W	0x0000.0000	Interrupt 128-131 Set Pending	149
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-31 Clear Pending	150
0x284	UNPEND1	R/W	0x0000.0000	Interrupt 32-63 Clear Pending	150
0x288	UNPEND2	R/W	0x0000.0000	Interrupt 64-95 Clear Pending	150
0x28C	UNPEND3	R/W	0x0000.0000	Interrupt 96-127 Clear Pending	150
0x290	UNPEND4	R/W	0x0000.0000	Interrupt 128-131 Clear Pending	151
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-31 Active Bit	152
0x304	ACTIVE1	RO	0x0000.0000	Interrupt 32-63 Active Bit	152
0x308	ACTIVE2	RO	0x0000.0000	Interrupt 64-95 Active Bit	152
0x30C	ACTIVE3	RO	0x0000.0000	Interrupt 96-127 Active Bit	152
0x310	ACTIVE4	RO	0x0000.0000	Interrupt 128-131 Active Bit	153
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	154
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	154
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	154
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	154
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	154
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	154
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	154
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-31 Priority	154
0x420	PRI8	R/W	0x0000.0000	Interrupt 32-35 Priority	154
0x424	PRI9	R/W	0x0000.0000	Interrupt 36-39 Priority	154
0x428	PRI10	R/W	0x0000.0000	Interrupt 40-43 Priority	154
0x42C	PRI11	R/W	0x0000.0000	Interrupt 44-47 Priority	154
0x430	PRI12	R/W	0x0000.0000	Interrupt 48-51 Priority	154
0x434	PRI13	R/W	0x0000.0000	Interrupt 52-55 Priority	154
0x438	PRI14	R/W	0x0000.0000	Interrupt 56-59 Priority	154
0x43C	PRI15	R/W	0x0000.0000	Interrupt 60-63 Priority	154
0x440	PRI16	R/W	0x0000.0000	Interrupt 64-67 Priority	156
0x444	PRI17	R/W	0x0000.0000	Interrupt 68-71 Priority	156
0x448	PRI18	R/W	0x0000.0000	Interrupt 72-75 Priority	156

Table 3-8. Peripherals Register Map (continued)

Offset Name		Туре	Reset	Description	See page		
0x44C	PRI19	R/W	0x0000.0000	Interrupt 76-79 Priority	156		
0x450	PRI20	R/W	0x0000.0000	Interrupt 80-83 Priority	156		
0x454	PRI21	R/W	0x0000.0000	Interrupt 84-87 Priority	156		
0x458	PRI22	R/W	0x0000.0000	Interrupt 88-91 Priority	156		
0x45C	PRI23	R/W	0x0000.0000	Interrupt 92-95 Priority	156		
0x460	PRI24	R/W	0x0000.0000	Interrupt 96-99 Priority	156		
0x464	PRI25	R/W	0x0000.0000	Interrupt 100-103 Priority	156		
0x468	PRI26	R/W	0x0000.0000	Interrupt 104-107 Priority	156		
0x46C	PRI27	R/W	0x0000.0000	Interrupt 108-111 Priority	156		
0x470	PRI28	R/W	0x0000.0000	Interrupt 112-115 Priority	156		
0x474	PRI29	R/W	0x0000.0000	Interrupt 116-119 Priority	156		
0x478	PRI30	R/W	0x0000.0000	Interrupt 120-123 Priority	156		
0x47C	PRI31	R/W	0x0000.0000	Interrupt 124-127 Priority	156		
0x480	PRI32	R/W	0x0000.0000	Interrupt 128-131 Priority	156		
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	158		
System C	ontrol Block (SCB) Regi	sters					
0x008	ACTLR	R/W	0x0000.0000	Auxiliary Control	159		
0xD00	CPUID	RO	0x410F.C241	CPU ID Base	161		
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	162		
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	165		
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	166		
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	168		
0xD14	CFGCTRL	R/W	0x0000.0200	Configuration and Control	170		
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	172		
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	173		
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	174		
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	175		
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	179		
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	185		
0xD34	MMADDR	R/W	-	Memory Management Fault Address	186		
0xD38	FAULTADDR	R/W	-	Bus Fault Address	187		

Table 3-8. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
Memory I	Protection Unit (MPU)	Registers			
0xD90	MPUTYPE	RO	0x0000.0800	МРИ Туре	188
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	189
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	191
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	192
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	194
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	192
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	194
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	192
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	194
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	192
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	194
Floating-	Point Unit (FPU) Regis	ters			
0xD88	CPAC	R/W	0x0000.0000	Coprocessor Access Control	197
0xF34	FPCC	R/W	0xC000.0000	Floating-Point Context Control	198
0xF38	FPCA	R/W	-	Floating-Point Context Address	200
0xF3C	FPDSC	R/W	0x0000.0000	Floating-Point Default Status Control	201

3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

Note: This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0004

Type	17/VV, 1630	EL OXOGO	0.0004													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		'	•		'	'	reserved		•						COUNT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved							CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
31:17			reser	ved	R	0	0x000	com	patibility	with fut	ure prod		value c	served bit of a reservition.		
	16		COU	NT	R	0	0	Cou	nt Flag							
								Valu	ıe	Descri	ption					
								0		-	sTick tim was rea		ot coun	ted to 0 sir	nce the I	ast time
								1			/sTick tin was rea		counted	to 0 since	e the las	t time
										eared by th any va		the regis	ster or if	the STCU	IRRENT	register
								If rea Mas the (ad by th terTyp COUNT b	e debug e bit in t bit is not face V5	ger using he AHB - changed	AP Con	t rol Re lebugge	oit is cleare gister is c er read. So n for more	clear. Ot ee the A	herwise, I <i>RM</i> ®
	15:3		reser	ved	R	.0	0x000	com	patibility	with fut	ure prod		value c	served bit of a reservition.		
	2		CLK_S	SRC	R/	W	1	Cloc	k Sourc	e						
								Valu	ue Desc	cription						
								0	Pred	ision inte	ernal osc	illator (P	IOSC)	divided by	4	

System clock

Bit/Field	Name	Туре	Reset	Description	on	
1	INTEN	R/W	0	Interrupt Enable		
				Value	Description	
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.	
				1	An interrupt is generated to the NVIC when SysTick counts to 0.	
0	ENABLE	R/W	0	Enable		
				Value	Description	
				0	The counter is disabled.	
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.	

Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.


The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Note that in order to access this register correctly, the system clock must be faster than 8 MHz.

SysTick Reload Value Register (STRELOAD)

Base 0xE000.E000 Offset 0x014 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	R/W	0x00.0000	Reload Value

Value to load into the $\mbox{\bf SysTick}$ Current Value (STCURRENT) register when the counter reaches 0.


Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

Note: This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018 Type R/WC, reset -



This field contains the current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.

This register is write-clear. Writing to it with any value clears the register. Clearing this register also clears the COUNT bit of the **STCTRL** register.

3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 165.

Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100

Register 5: Interrupt 32-63 Set Enable (EN1), offset 0x104

Register 6: Interrupt 64-95 Set Enable (EN2), offset 0x108

Register 7: Interrupt 96-127 Set Enable (EN3), offset 0x10C

Note: This register can only be accessed from privileged mode.

The **ENn** registers enable interrupts and show which interrupts are enabled. Bit 0 of **EN0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **EN1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **EN2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **EN3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **EN4** (see page 145) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 104 for interrupt assignments.

R/W

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.


Interrupt 0-31 Set Enable (EN0)

INT

Base 0xE000.E000 Offset 0x100

31.0

Type R/W, reset 0x0000.0000



0x0000.0000 Interrupt Enable

Value	Description
0	On a read, indicates the interrupt is disabled
	On a write, no effect.
1	On a read, indicates the interrupt is enabled.
	On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the **DISn** register.

Register 8: Interrupt 128-131 Set Enable (EN4), offset 0x110

Note: This register can only be accessed from privileged mode.


The **EN4** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 104 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Interrupt 128-131 Set Enable (EN4)

Base 0xE000.E000 Offset 0x110

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Enable

value	Description
0	On a read, indicates the interrupt is disabled.
	On a write, no effect.
1	On a read, indicates the interrupt is enabled.
	On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the **DIS4** register.

Register 9: Interrupt 0-31 Clear Enable (DIS0), offset 0x180

Register 10: Interrupt 32-63 Clear Enable (DIS1), offset 0x184

Register 11: Interrupt 64-95 Clear Enable (DIS2), offset 0x188

Register 12: Interrupt 96-127 Clear Enable (DIS3), offset 0x18C

Note: This register can only be accessed from privileged mode.


The **DISn** registers disable interrupts. Bit 0 of **DIS0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **DIS1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **DIS2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **DIS3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **DIS4** (see page 147) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 104 for interrupt assignments.

Interrupt 0-31 Clear Enable (DIS0)

Base 0xE000.E000 Offset 0x180

Type R/W, reset 0x0000.0000



Value Description

- 0 On a read, indicates the interrupt is disabled.
 - On a write, no effect.
- 1 On a read, indicates the interrupt is enabled.

On a write, clears the corresponding INT[n] bit in the **EN0** register, disabling interrupt [n].

Register 13: Interrupt 128-131 Clear Enable (DIS4), offset 0x190


Note: This register can only be accessed from privileged mode.

The DIS4 register disables interrupts. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 104 for interrupt assignments.

Interrupt 128-131 Clear Enable (DIS4)

Base 0xE000.E000

Offset 0x190 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Disable

- On a read, indicates the interrupt is disabled. On a write, no effect.
- On a read, indicates the interrupt is enabled. On a write, clears the corresponding INT[n] bit in the EN4 register, disabling interrupt [n].

Register 14: Interrupt 0-31 Set Pending (PEND0), offset 0x200

Register 15: Interrupt 32-63 Set Pending (PEND1), offset 0x204

Register 16: Interrupt 64-95 Set Pending (PEND2), offset 0x208

Register 17: Interrupt 96-127 Set Pending (PEND3), offset 0x20C

Note: This register can only be accessed from privileged mode.

The **DISn** registers force interrupts into the pending state and show which interrupts are pending. Bit 0 of PEND0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of PEND1 corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of PEND2 corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of PEND3 corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **PEND4** (see page 149) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.


See Table 2-9 on page 104 for interrupt assignments.

Interrupt 0-31 Set Pending (PEND0)

Name

Base 0xE000.E000 Offset 0x200

Type R/W, reset 0x0000.0000



Reset

Ditt icid	Hame	Турс	reset	Description
31:0	INT	R/W	0x0000.0000	Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending.
	On a write, no effect.
1	On a read, indicates that the interrupt is pending.
	On a write, the corresponding interrupt is set to pending
	even if it is disabled

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the UNPEND0 register.

Register 18: Interrupt 128-131 Set Pending (PEND4), offset 0x210


Note: This register can only be accessed from privileged mode.

The **PEND4** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 104 for interrupt assignments.

Interrupt 128-131 Set Pending (PEND4)

Base 0xE000.E000 Offset 0x210

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending.
	On a write, no effect.
1	On a read, indicates that the interrupt is pending.
	On a write, the corresponding interrupt is set to pending even if it is disabled.

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the <code>UNPEND4</code> register.

Register 19: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280

Register 20: Interrupt 32-63 Clear Pending (UNPEND1), offset 0x284

Register 21: Interrupt 64-95 Clear Pending (UNPEND2), offset 0x288

Register 22: Interrupt 96-127 Clear Pending (UNPEND3), offset 0x28C

Note: This register can only be accessed from privileged mode.


The **UNPENDn** registers show which interrupts are pending and remove the pending state from interrupts. Bit 0 of **UNPEND0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **UNPEND1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **UNPEND2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **UNPEND3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **UNPEND4** (see page 151) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 104 for interrupt assignments.

Interrupt 0-31 Clear Pending (UNPEND0)

Base 0xE000.E000 Offset 0x280

Type R/W, reset 0x0000.0000



- On a read, indicates that the interrupt is not pending.
 On a write, no effect.
 - On a read, indicates that the interrupt is pending.
- On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending.
 - Setting a bit does not affect the active state of the corresponding interrupt.

Register 23: Interrupt 128-131 Clear Pending (UNPEND4), offset 0x290

Note: This register can only be accessed from privileged mode.


The **UNPEND4** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 104 for interrupt assignments.

Interrupt 128-131 Clear Pending (UNPEND4)

Base 0xE000.E000 Offset 0x290

D:4/E:-14

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Clear Pending

- On a read, indicates that the interrupt is not pending.
 On a write, no effect.
- On a read, indicates that the interrupt is pending.

 On a write, clears the corresponding INT[n] bit in the **PEND4** register, so that interrupt [n] is no longer pending.

 Setting a bit does not affect the active state of the corresponding interrupt.

Register 24: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300

Register 25: Interrupt 32-63 Active Bit (ACTIVE1), offset 0x304

Register 26: Interrupt 64-95 Active Bit (ACTIVE2), offset 0x308

Register 27: Interrupt 96-127 Active Bit (ACTIVE3), offset 0x30C

Note: This register can only be accessed from privileged mode.

The **UNPENDn** registers indicate which interrupts are active. Bit 0 of **ACTIVE0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **ACTIVE1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **ACTIVE2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **ACTIVE3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **ACTIVE4** (see page 153) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.


See Table 2-9 on page 104 for interrupt assignments.

Caution – Do not manually set or clear the bits in this register.

Interrupt 0-31 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300

Type RO, reset 0x0000.0000



31:0 INT RO 0x0000.0000 Interrupt Active

- 0 The corresponding interrupt is not active.
- 1 The corresponding interrupt is active, or active and pending.

Register 28: Interrupt 128-131 Active Bit (ACTIVE4), offset 0x310


Note: This register can only be accessed from privileged mode.

The ACTIVE4 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 127; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 104 for interrupt assignments.

Caution – Do not manually set or clear the bits in this register.

Interrupt 128-131 Active Bit (ACTIVE4)

Base 0xE000.E000 Offset 0x310 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	RO	0x0	Interrupt Active

- 0 The corresponding interrupt is not active.
- 1 The corresponding interrupt is active, or active and pending.

Register 29: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 30: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 31: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 32: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 33: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 34: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 35: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 36: Interrupt 28-31 Priority (PRI7), offset 0x41C Register 37: Interrupt 32-35 Priority (PRI8), offset 0x420 Register 38: Interrupt 36-39 Priority (PRI9), offset 0x424 Register 39: Interrupt 40-43 Priority (PRI10), offset 0x428 Register 40: Interrupt 44-47 Priority (PRI11), offset 0x42C Register 41: Interrupt 48-51 Priority (PRI12), offset 0x430 Register 42: Interrupt 52-55 Priority (PRI13), offset 0x434 Register 43: Interrupt 56-59 Priority (PRI14), offset 0x438 Register 44: Interrupt 60-63 Priority (PRI15), offset 0x43C

Note: This register can only be accessed from privileged mode.

The **PRIn** registers (see also page 156) provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 104 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 166) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

Interrupt 0-3 Priority (PRI0)

Base 0xE000.E000 Offset 0x400 Type R/W, reset 0x0000.0000

Type	R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		INTD	ı			reserved	1 1			INTC	1			reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB	ı			reserved	1 1			INTA	1		1	reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
Е	Bit/Field		Nam	ne	Ту	/ре	Reset	Des	scription							
	31:29		INT	D	R	/W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+3]				
								[4n-	+3], whe 0 , and s	e n is the	e numbe ne lower	r of the I	nterrupt	errupt wi Priority eater the	register	(n=0 for
	28:24		reserv	ved	R	RO	0x0	con	npatibility		ure prod	ucts, the	value of	erved bit. a reserv		
	23:21		INT	С	R	/W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+2]				
								[4n-	+2], whe 0 , and s	e n is the	e numbe ne lower	r of the I	nterrupt	errupt wi Priority eater the	register	(n=0 for
	20:16		reserv	ved	R	RO	0x0	con	npatibility		ure prod	ucts, the	value of	erved bit. a reserven.		
	15:13		INT	В	R	/W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+1]				
								[4n- PRI	+1], whe 0 , and s	e n is the	e numbe ne lower	r of the I I	nterrupt	errupt wi Priority eater the	register	(n=0 for
	12:8		reserv	ved	R	RO	0x0	con	npatibility		ure prod	ucts, the	value of	erved bit. a reserv		
	7:5		INT	Α	R	/W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n]				
								[4n] PR I	, where 0 , and s	n is the r	number one lower	of the Int	errupt P	errupt wi Priority re eater the	gister (r	=0 for
	4:0		reserv	ved	R	RO	0x0	com	npatibility		ure prod	ucts, the	value of	erved bit.		

preserved across a read-modify-write operation.

Register 45: Interrupt 64-67 Priority (PRI16), offset 0x440 Register 46: Interrupt 68-71 Priority (PRI17), offset 0x444 Register 47: Interrupt 72-75 Priority (PRI18), offset 0x448 Register 48: Interrupt 76-79 Priority (PRI19), offset 0x44C Register 49: Interrupt 80-83 Priority (PRI20), offset 0x450 Register 50: Interrupt 84-87 Priority (PRI21), offset 0x454 Register 51: Interrupt 88-91 Priority (PRI22), offset 0x458 Register 52: Interrupt 92-95 Priority (PRI23), offset 0x45C Register 53: Interrupt 96-99 Priority (PRI24), offset 0x460 Register 54: Interrupt 100-103 Priority (PRI25), offset 0x464 Register 55: Interrupt 104-107 Priority (PRI26), offset 0x468 Register 56: Interrupt 108-111 Priority (PRI27), offset 0x46C Register 57: Interrupt 112-115 Priority (PRI28), offset 0x470 Register 58: Interrupt 116-119 Priority (PRI29), offset 0x474 Register 59: Interrupt 120-123 Priority (PRI30), offset 0x478 Register 60: Interrupt 124-127 Priority (PRI31), offset 0x47C Register 61: Interrupt 128-131 Priority (PRI32), offset 0x480

Note: This register can only be accessed from privileged mode.

The **PRIn** registers (see also page 154) provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 104 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 166) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

Interrupt 64-67 Priority (PRI16)

Base 0xE000.E000 Offset 0x440 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		INTD	ı		' 	reserved				INTC	1			reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB	I			reserved				INTA	ı			reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		INT	D	R	W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+3]				
								[4n+	-3], wher	e n is the	e numbe	r of the I I	nterrupt	terrupt wi Priority eater the	register	(n=0 for
										ng interru		tric value	, the giv	cater tric	priority	51 1110
	28:24		reser	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit f a reserv on.		
	23:21		INT	С	R/	W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+2]				
								This [4n+ PRI	field ho -2], wher 0 , and se	lds a pride	ority value numbe	ie, 0-7, fo r of the l i	nterrupt	terrupt wi Priority eater the	register	(n=0 for
	20:16		reser	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit. fa reserv on.		
	15:13		INT	В	R	W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n+1]				
								[4n+ PRI	-1], wher 0 , and s	e n is the	e numbe ne lower	r of the I I	nterrupt	terrupt wi Priority eater the	register	(n=0 for
	12:8		reser	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit. fa reserv on.		
	7:5		INT	Α	R	W	0x0	Inte	rrupt Pri	ority for I	nterrupt	[4n]				
								[4n] PRI	, where i	n is the n	number one lower	of the Int	errupt F	terrupt wi Priority re eater the	egister (r	n=0 for
	4:0		reser	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit f a reserv on.		

Register 62: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the SWTRIG register.


Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 104 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 170) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	INTID	WO	0x00	Interrupt ID

This field holds the interrupt ID of the required SGI. For example, a value of 0x3 generates an interrupt on IRQ3.

3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

Register 63: Auxiliary Control (ACTLR), offset 0x008


Note: This register can only be accessed from privileged mode.

The **ACTLR** register provides disable bits for IT folding, write buffer use for accesses to the default memory map, and interruption of multi-cycle instructions. By default, this register is set to provide optimum performance from the Cortex-M4 processor and does not normally require modification.

Auxiliary Control (ACTLR)

Base 0xE000.E000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	DISOOFP	R/W	0	Disable Out-Of-Order Floating Point
				Disables floating-point instructions completing out of order with respect to integer instructions.
8	DISFPCA	R/W	0	Disable CONTROL.FPCA
				Disable automatic update of the FPCA bit in the CONTROL register.
				Important: Two bits control when FPCA can be enabled: the ASPEN bit in the Floating-Point Context Control (FPCC) register and the DISFPCA bit in the Auxiliary Control (ACTLR) register.
7:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DISFOLD	R/W	0	Disable IT Folding
				Value Description

In some situations, the processor can start executing the first instruction in an ${\tt IT}$ block while it is still executing the ${\tt IT}$ instruction. This behavior is called ${\it IT}$ folding, and improves performance, However, ${\tt IT}$ folding can cause jitter in looping. If a task must avoid jitter, set the ${\tt DISFOLD}$ bit before executing the task, to disable ${\tt IT}$ folding.

0

1

No effect.

Disables IT folding.

Bit/Field	Name	Type	Reset	Description
1	DISWBUF	R/W	0	Disable Write Buffer
				Value Description
				0 No effect.
				Disables write buffer use during default memory map accesses. In this situation, all bus faults are precise bus faults but performance is decreased because any store to memory must complete before the processor can execute the next instruction.
				Note: This bit only affects write buffers implemented in the Cortex-M4 processor.
0	DISMCYC	R/W	0	Disable Interrupts of Multiple Cycle Instructions
				Value Description
				0 No effect.
				1 Disables interruption of load multiple and store multiple

instructions. In this situation, the interrupt latency of the processor is increased because any ${\tt LDM}$ or ${\tt STM}$ must complete before the processor can stack the current state and enter the

interrupt handler.


Register 64: CPU ID Base (CPUID), offset 0xD00

Note: This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex™-M4 processor part number, version, and implementation information.

CPU ID Base (CPUID)

Base 0xE000.E000 Offset 0xD00 Type RO, reset 0x410F.C241



Bit/Field	Name	Туре	Reset	Description
31:24	IMP	R0	0x41	Implementer Code
				Value Description 0x41 ARM
23:20	VAR	RO	0x0	Variant Number
				Value Description 0x0 The rn value in the rnpn product revision identifier, for example, the 0 in r0p0.
19:16	CON	RO	0xF	Constant Value Description 0xF Always reads as 0xF.
15:4	PARTNO	RO	0xC24	Part Number Value Description 0xC24 Cortex-M4 processor.
3:0	REV	RO	0x1	Revision Number Value Description

The pn value in the rnpn product revision identifier, for example, the 1 in r0p1.

Register 65: Interrupt Control and State (INTCTRL), offset 0xD04

Note: This register can only be accessed from privileged mode.

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.


When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Interrupt Control and State (INTCTRL)

Base 0xE000.E000 Offset 0xD04

28

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31	NMISET	R/W	0	NMI Set Pending

R/W

Value Description

- On a read, indicates an NMI exception is not pending. On a write, no effect.
- On a read, indicates an NMI exception is pending.
 On a write, changes the NMI exception state to pending.

Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it registers the setting of this bit, and clears this bit on entering the interrupt handler. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

30:29	reserved	RO	0x0

PENDSV

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0 PendSV Set Pending

Value Description

- On a read, indicates a PendSV exception is not pending.
 On a write, no effect.
- On a read, indicates a PendSV exception is pending.
 On a write, changes the PendSV exception state to pending.

Setting this bit is the only way to set the PendSV exception state to pending. This bit is cleared by writing a 1 to the ${\tt UNPENDSV}$ bit.

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				Value Description
				 On a read, indicates a SysTick exception is not pending. On a write, no effect.
				1 On a read, indicates a SysTick exception is pending.
				On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the SysTick exception.
				This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling
				Value Description
				0 The release from halt does not take an interrupt.
				1 The release from halt takes an interrupt.
				This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt Pending
				Value Description
				0 No interrupt is pending.
				1 An interrupt is pending.
				This bit provides status for all interrupts excluding NMI and Faults.
21:20	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
19:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				•
				0x93 Interrupt Vector 131
				'
				0x94-0x7F Reserved
11	RETBASE	RO	0	Return to Base
				Value Description
				O There are preempted active exceptions to execute.
				There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	VECACT	RO	0x00	Interrupt Pending Vector Number
				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the IPSR register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 81).


Register 66: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The VTABLE register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000



preserved across a read-modify-write operation.

Register 67: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the Interrupt Priority (PRIx) registers into separate group priority and subpriority fields. Table 3-9 on page 166 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

Note: Determining preemption of an exception uses only the group priority field.

Table 3-9. Interrupt Priority Levels


PRIGROUP Bit Field	Binary Point ^a	Group Priority Field		Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.yyy	None	[7:5]	1	8

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000



Bit/Field	Name	Type	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping
				This field determines the split of group priority from subpriority (see Table 3-9 on page 166 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				1 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

Register 68: System Control (SYSCTRL), offset 0xD10

Note: This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

System Control (SYSCTRL)

Base 0xE000.E000 Offset 0xD10 Type R/W, reset 0x0000.0000

.) [,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	,		1	1	'		, ,	rese	erved	ı	1	1		•	•	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•	'	•	reserve	ed I			•	•	SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
Е	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:5		reserv	ved	R	O	0x0000.00					he value				
												ucts, the dify-write			ed bit sh	ould be
								proc	JO: 104 4	01000 01	odd iiio	uny wite	oporatio	J.1.		
	4		SEVONI	PEND	R/	N	0	Wal	ke Up on	Pending	9					
								Val	ue Desc	ription						
								0				ots or ever		wake up	the prod	cessor;
								1		oled ever wake up		all interrup cessor.	ots, inclu	ıding disa	abled inte	errupts,
								W/h	an an ev	ent or in	terrunt e	nters the	nendino	n state t	he event	eianal
								wak	es up th	e proces	sor from	WFE. If the	he proce	essor is r	not waitin	
									process		wakes u	p on exec	cution of	a sev ir	nstruction	or an
					_	_	_								_	
	3		reserv	ved	R)	0	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv		
	2		SLEEPI	DEEP	R/	N	0	Dee	p Sleep	Enable						
								Val	ue Desc	ription						

0

Use Sleep mode as the low power mode. Use Deep-sleep mode as the low power mode.

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 69: Configuration and Control (CFGCTRL), offset 0xD14


Note: This register can only be accessed from privileged mode.

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 158).

Configuration and Control (CFGCTRL)

Base 0xE000.E000 Offset 0xD14

Type R/W, reset 0x0000.0200



eset 0	0 0 0	0 0	1	
Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	STKALIGN	R/W	1	Stack Alignment on Exception Entry
				Value Description
				0 The stack is 4-byte aligned.
				1 The stack is 8-byte aligned.
				On exception entry, the processor uses bit 9 of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.
8	BFHFNMIGN	R/W	0	Ignore Bus Fault in NMI and Fault
				This bit enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. The setting of this bit applies to the hard fault, NMI, and FAULTMASK escalated handlers.
				Value Description
				0 Data bus faults caused by load and store instructions cause a lock-up.
				1 Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.
				Set this bit only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	DIVO	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0. Value Description 0 Do not trap on divide by 0. A divide by zero returns a quotient of 0. 1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access Value Description 0 Do not trap on unaligned halfword and word accesses. 1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault. Unaligned LDM, STM, LDRD, and STRD instructions always fault
2	reserved	RO	0	regardless of whether UNALIGNED is set. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger Value Description 0 Disables unprivileged software access to the SWTRIG register. 1 Enables unprivileged software access to the SWTRIG register (see page 158).
0	BASETHR	R/W	0	Thread State Control Value Description O The processor can enter Thread mode only when no exception is active. 1 The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 111 for more information).

Register 70: System Handler Priority 1 (SYSPRI1), offset 0xD18

Note: This register can only be accessed from privileged mode.

The SYSPRI1 register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

туре	R/w, res	et uxuuul	J.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	rese	erved	•	'			USAGE				reserved		1
Type	RO	RO	RO	RO 0	RO	RO	RO	RO 0	R/W 0	R/W	R/W 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0		0	0	0			0						0
	15	14	13	12	11	10	9	8	7 1	6 T	5 1	4	3	2	1	0
		BUS				reserved				MEM				reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	04.04				_		0.00	0 "					,		_	
	31:24		reser	vea	К	O	0x00			ould not y with fut	•					
										cross a r						
	23:21		USA	GF	R	/W	0x0	Usa	ide Faul	t Priority						
			00/1	-			0,10		•	nfigures	the prior	itv level	of the us	age faul	t. Confid	urable
								prio	rity valu	es are in		•		•	_	
								prio	rity.							
	20:16		reser	ved	R	10	0x0			ould not						
										y with futo ocross a r					ed bit sh	nould be
								pres	serveu a	icioss a i	eau-mo	uny-write	operatio	ווע.		
	15:13		BU	S	R/W		0x0	Bus	Fault P	riority						
										nfigures t	•	•			•	
								vaiu	ies are i	n the ran	ge 0-7, \	with lowe	rvalues	naving r	iigner pr	iority.
	12:8		reser	ved	R	10	0x0	Software should not rely on the value of a reserved bit. To provide								
										y with fut icross a r	•				ed bit sh	nould be
													oporatio			
	7:5		ME	M	R	/W	0x0		•	ınagemei		•				
										nfigures e priority						
										er priority		5 410		.,	· · · ·	
	4:0	:0 reserved			R	20	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved hit	To prov	vide
	7.0		10001				OAO			y with fut						
								nro		orono o r	and ma	difi	anaratio			

preserved across a read-modify-write operation.

Register 71: System Handler Priority 2 (SYSPRI2), offset 0xD1C


Note: This register can only be accessed from privileged mode.

The **SYSPRI2** register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000

Offset 0xD1C Type R/W, reset 0x0000.0000



This field configures the priority level of SVCall. Configurable priority values are in the range 0-7, with lower values having higher priority.

28:0 reserved RO 0x000.0000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 72: System Handler Priority 3 (SYSPRI3), offset 0xD20


Note: This register can only be accessed from privileged mode.

The **SYSPRI3** register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Register 73: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000

Offset 0xD24
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	_		1	reserved		1					USAGE	BUS	MEM
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	USAGE	R/W	0	Usage Fault Enable
				Value Description
				0 Disables the usage fault exception.
				1 Enables the usage fault exception.
17	BUS	R/W	0	Bus Fault Enable
				Value Description
				0 Disables the bus fault exception.

Enables the bus fault exception.

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				 Value Description Disables the memory management fault exception. Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending Value Description 0 An SVC call exception is not pending.
				 An SVC call exception is pending. This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description O A bus fault exception is not pending. A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description O A memory management fault exception is not pending. A memory management fault exception is pending. This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				 Value Description A usage fault exception is not pending. A usage fault exception is pending. This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active Value Description 0 A SysTick exception is not active. 1 A SysTick exception is active. This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
_	01/04	5.44		0.00
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

November 08, 2011 177

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description 0 Memory management fault is not active. 1 Memory management fault is active. This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before setting this bit.

Register 74: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:

- The complete **FAULTSTAT** register, with a word access to offset 0xD28
- The **MFAULTSTAT**, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The **UFAULTSTAT**, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:


- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in **MFAULTSTAT**, or the BFARV bit in **BFAULTSTAT** to determine if the **MMADDR** or **FAULTADDR** contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

Configurable Fault Status (FAULTSTAT)

Base 0xE000.E000 Offset 0xD28

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the PC value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 170).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 170).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to load an invalid PC value.
				The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC .
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				O A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the Execution Program Status Register (EPSR) register.
				This bit is not set if an undefined instruction uses the EPSR register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the PC value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The FAULTADDR register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose FAULTADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	BLSPERR	R/W1C	0	Bus Fault on Floating-Point Lazy State Preservation
				Value Description
				No bus fault has occurred during floating-point lazy state preservation.
				1 A bus fault has occurred during floating-point lazy state preservation.
				This bit is cleared by writing a 1 to it.

November 08, 2011 181

Bit/Field	Name	Type	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				O An imprecise data bus error has not occurred.
				A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.
				This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the FAULTADDR register.

This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				O An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				The value in the Memory Management Fault Address (MMADDR) register is not a valid fault address.
				1 The MMADDR register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose MMADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	MLSPERR	R/W1C	0	Memory Management Fault on Floating-Point Lazy State Preservation
				Value Description
				 No memory management fault has occurred during floating-point lazy state preservation.
				 No memory management fault has occurred during floating-point lazy state preservation.
				This bit is cleared by writing a 1 to it.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				No memory management fault has occurred on stacking for exception entry.
				Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.

November 08, 2011 183

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				O An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the MMADDR register.

This bit is cleared by writing a 1 to it.

Register 75: Hard Fault Status (HFAULTSTAT), offset 0xD2C

Note: This register can only be accessed from privileged mode.

25

24

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

23

22

21

20

19

18

17

16

Bits are cleared by writing a 1 to them.

27

26

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

31

Offset 0xD2C Type R/W1C, reset 0x0000.0000

30

29

28

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DBG	FORCED					1 1		rese	rved	•	' '			1	1
Туре	R/W1C 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	RO	RO
Reset							0					0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_							rese								VECT	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		DB	G	R/W	/1C	0	Deb	ug Even	t						
											or Debug s unpred	g use. Th ictable	is bit mu	ıst be wı	ritten as	a 0,
											o umprou	iotabio.				
	30		FORC	ED	R/W	/1C	0	Ford	ced Hard	Fault						
								Val	ue Desc	ription						
								0	No fo	rced ha	rd fault h	as occur	red.			
								1				s been g ity that ca				
										_		it is disal		nanuieu	i, eitilei b	ecause
										-		fault han		st read t	he other	fault
									-		writing a		o iddit.			
	00.0				_	_	0.00			-			,			
	29:2		reserv	vea	R	O	0x00				-	he value ucts, the				
								pres	served a	cross a r	read-mod	dify-write	operatio	n.		
	1		VEC	т	R/W	/1C	0	Vec	tor Table	Read F	ault					
								Val	ue Desc	ription						
								0	No b	us fault	has occu	irred on a	a vector	table rea	ad.	
								1	A bus	s fault o	ccurred o	on a vecto	or table	read.		
								This	error is	always l	handled	by the ha	ırd fault	handler.		
										-		lue stack empted		•		n points
											writing a	•	•	•		
	0		reserv	ved	R	0	0				-	he value				

preserved across a read-modify-write operation.


Register 76: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

The MMADDR register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the MMADDR register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the Memory Management Fault Status (MFAULTSTAT) register indicate the cause of the fault and whether the value in the MMADDR register is valid (see page 179).

Memory Management Fault Address (MMADDR)

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -




When the MMARV bit of **MFAULTSTAT** is set, this field holds the address of the location that generated the memory management fault.


Register 77: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 179).



Base 0xE000.E000 Offset 0xD38 Type R/W, reset -



When the FAULTADDRV bit of **BFAULTSTAT** is set, this field holds the address of the location that generated the bus fault.

3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.


Register 78: MPU Type (MPUTYPE), offset 0xD90

Note: This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

MPU Type (MPUTYPE)

Base 0xE000.E000 Offset 0xD90 Type RO, reset 0x0000.0800



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	IREGION	RO	0x00	Number of I Regions This field indicates the number of supported MPU instruction regions. This field always contains 0x00. The MPU memory map is unified and is described by the DREGION field.
15:8	DREGION	RO	0x08	Number of D Regions Value Description 0x08 Indicates there are eight supported MPU data regions.
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SEPARATE	RO	0	Separate or Unified MPU

Value Description

0 Indicates the MPU is unified.

Register 79: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 92. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 96 for more information). The default memory map applies to accesses from both privileged and unprivileged software.


When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

MPU Control (MPUCTRL)

Base 0xE000.E000 Offset 0xD94

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and FAULTMASK handlers.
				Value Description
				The MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the HFNMIENA bit is set, the resulting behavior is unpredictable.

Register 80: MPU Region Number (MPUNUMBER), offset 0xD98


Note: This register can only be accessed from privileged mode.

The MPUNUMBER register selects which memory region is referenced by the MPU Region Base Address (MPUBASE) and MPU Region Attribute and Size (MPUATTR) registers. Normally, the required region number should be written to this register before accessing the MPUBASE or the MPUATTR register. However, the region number can be changed by writing to the MPUBASE register with the VALID bit set (see page 192). This write updates the value of the REGION field.

MPU Region Number (MPUNUMBER)

Base 0xE000.E000 Offset 0xD98

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	NUMBER	R/W	0x0	MPU Region to Access

This field indicates the MPU region referenced by the **MPUBASE** and **MPUATTR** registers. The MPU supports eight memory regions.

Register 81: MPU Region Base Address (MPUBASE), offset 0xD9C

Register 82: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4

Register 83: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC

Register 84: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

Note: This register can only be accessed from privileged mode.

The MPUBASE register defines the base address of the MPU region selected by the MPU Region Number (MPUNUMBER) register and can update the value of the MPUNUMBER register. To change the current region number and update the MPUNUMBER register, write the MPUBASE register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2(Region size in bytes)$


If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.

MPU Region Base Address (MPUBASE)

Base 0xE000.E000 Offset 0xD9C

Type R/W, reset 0x0000.0000



Bits 31:N in this field contain the region base address. The value of N depends on the region size, as shown above. The remaining bits (N-1):5 are reserved.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
4	VALID	WO	0	Region Number Valid	
				Value Description	
				The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field.	
				The MPUNUMBER register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.	
				This bit is always read as 0.	
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2:0	REGION	R/W	0x0	Region Number On a write, contains the value to be written to the MPUNUMBER registe On a read, returns the current region number in the MPUNUMBER register.	

Register 85: MPU Region Attribute and Size (MPUATTR), offset 0xDA0

Register 86: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8

Register 87: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0

Register 88: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-10 on page 194 gives example SIZE values with the corresponding region size and value of N in the MPU Region Base Address (MPUBASE) register.

Table 3-10. Example SIZE Field Values


SIZE Encoding	Region Size	Value of N ^a	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)		No valid ADDR field in MPUBASE ; the region occupies the complete memory map.	Maximum possible size

a. Refers to the N parameter in the MPUBASE register (see page 192).

MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 131.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask
				For information on using this bit field, see Table 3-3 on page 130.
18	S	R/W	0	Shareable For information on using this bit, see Table 3-3 on page 130.
17	С	R/W	0	Cacheable For information on using this bit, see Table 3-3 on page 130.
16	В	R/W	0	Bufferable
.0	_		· ·	For information on using this bit, see Table 3-3 on page 130.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 130 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the MPUNUMBER register. Refer to Table 3-10 on page 194 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

3.7 Floating-Point Unit (FPU) Register Descriptions

This section lists and describes the Floating-Point Unit (FPU) registers, in numerical order by address offset.

Register 89: Coprocessor Access Control (CPAC), offset 0xD88

The **CPAC** register specifies the access privileges for coprocessors.

Coprocessor Access Control (CPAC)

Base 0xE000.E000 Offset 0xD88

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'	rese	rved	•			CI	P11	CI	210		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						•		rese	rved	•	1	•				
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	sit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:24		reserv	/ed	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	23:22		CP1	1	R/	W	0x00	CP1	1 Copro	cessor A	Access F	rivilege				
								Valu	ue Desc	cription						
								0x0		ess Denie	ed					
									Any	attempte	ed acces	s genera	tes a NO	CP Usa	ge Fault	
								0x1	Privi	leged Ac	cess On	ly				
									An u	nprivileg	ed acce	ss gener	ates a N	OCP fau	lt.	
								0x2	Rese	erved						
									The	result of	any acc	ess is un	predicta	ble.		
								0x3	Full	Access						
	21:20		CP1	0	R/	W	0x00	CP1	0 Copro	ocessor A	Access F	Privilege				
								Valu	ue Desc	cription						
								0x0		ess Denie	ed					
												s genera	tes a NO	CP Usa	ge Fault	
								0x1	Privi	leged Ac	cess On	lv			•	
										-		ss genera	ates a N	OCP fau	ılt.	
								0x2	Rese	erved						
									The	result of	any acc	ess is un	predicta	ble.		
								0x3		Access	·					
	19:0		reserv	/ed	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	

Register 90: Floating-Point Context Control (FPCC), offset 0xF34

The **FPCC** register sets or returns FPU control data.

Floating-Point Context Control (FPCC)

Base 0xE000.E000 Offset 0xF34 Type R/W, reset 0xC000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ASPEN	LSPEN		, ,		1			rese	rved			 			•
Type	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved				MONRDY	reserved	BFRDY	MMRDY	HFRDY	THREAD	reserved	USER	LSPACT
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	R/W	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	ASPEN	R/W	1	Automatic State Preservation Enable
				When set, enables the use of the FRACTV bit in the CONTROL register on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.
				Important: Two bits control when FPCA can be enabled: the ASPEN bit in the Floating-Point Context Control (FPCC) register and the DISFPCA bit in the Auxiliary Control (ACTLR) register.
30	LSPEN	R/W	1	Lazy State Preservation Enable
				When set, enables automatic lazy state preservation for floating-point context.
29:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MONRDY	R/W	0	Monitor Ready
				When set, DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	BFRDY	R/W	0	Bus Fault Ready
				When set, BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated.
5	MMRDY	R/W	0	Memory Management Fault Ready
				When set, MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated.


Bit/Field	Name	Туре	Reset	Description
4	HFRDY	R/W	0	Hard Fault Ready When set, priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated.
3	THREAD	R/W	0	Thread Mode When set, mode was Thread Mode when the floating-point stack frame was allocated.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	USER	R/W	0	User Privilege Level When set, privilege level was user when the floating-point stack frame was allocated.
0	LSPACT	R/W	0	Lazy State Preservation Active When set, Lazy State preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred.

Register 91: Floating-Point Context Address (FPCA), offset 0xF38

The **FPCA** register holds the location of the unpopulated floating-point register space allocated on an exception stack frame.

Floating-Point Context Address (FPCA)

Base 0xE000.E000 Offset 0xF38 Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:3	ADDRESS	R/W	-	Address The location of the unpopulated floating-point register space allocated on an exception stack frame.
2:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 92: Floating-Point Default Status Control (FPDSC), offset 0xF3C

The FPDSC register holds the default values for the Floating-Point Status Control (FPSC) register.

Floating-Point Default Status Control (FPDSC)

FΖ

RMODE

R/W

R/W

Base 0xE000.E000 Offset 0xF3C

24

23:22

21:0

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	,		reserved			AHP	DN	FZ	RM	ODE		'	rese	rved	1	'
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	-	-	-	-	-	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'						•	rese	erved	'	l	•	· ·		'	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту		Reset	Des	cription							
	31:27		reser	/ed	R	0	0x00	com	patibility	ould not with futu	ıre prod	ucts, the	value of	a reserv		
	26		AHF	>	R/	W	-	AHF	Bit Def	ault						
								This	bit hold	s the def	ault valu	ue for the	AHP bit	in the F	PSC reg	ister.
	25		DN	l	R/	W	-	DN	Bit Defa	ult						
								This	bit hold	s the def	ault valu	e for the	DN bit ir	the FP	SC regis	ter.

RMODE Bit Default

FZ Bit Default

This bit holds the default value for the ${\tt RMODE}$ bit field in the $\mbox{{\tt FPSC}}$ register.

This bit holds the default value for the ${\tt FZ}$ bit in the **FPSC** register.

Value Description

0x0 Round to Nearest (RN) mode

0x1 Round towards Plus Infinity (RP) mode

0x2 Round towards Minus Infinity (RM) mode

0x3 Round towards Zero (RZ) mode

reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris® JTAG controller works with the ARM JTAG controller built into the Cortex-M4F core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO output. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Embedded Trace Macrocell (ETM) for instruction trace capture
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the ARM® Debug Interface V5 Architecture Specification for more information on the ARM JTAG controller.

Cortex-M4F Debug

4.1 Block Diagram

TCK
TMS

TAP Controller

Instruction Register (IR)

BYPASS Data Register

Boundary Scan Data Register

IDCODE Data Register

ABORT Data Register

DPACC Data Register

APACC Data Register

Figure 4-1. JTAG Module Block Diagram

4.2 Signal Description

The following table lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The JTAG/SWD controller signals are under commit protection and require a special process to be configured as GPIOs, see "Commit Control" on page 683. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) is set to choose the JTAG/SWD function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the JTAG/SWD controller signals to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 4-1. JTAG_SWD_SWO Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SWCLK	C10	PC0 (1)	1	TTL	JTAG/SWD CLK.
SWDIO	A10	PC1 (1)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A11	PC3 (1)	0	TTL	JTAG TDO and SWO.
TCK	C10	PC0 (1)	I	TTL	JTAG/SWD CLK.
TDI	B10	PC2 (1)	1	TTL	JTAG TDI.
TDO	A11	PC3 (1)	0	TTL	JTAG TDO and SWO.

Table 4-1. JTAG_SWD_SWO Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
TMS	A10	PC1 (1)	1	TTL	JTAG TMS and SWDIO.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 203. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-3 on page 210 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 1411 for JTAG timing diagrams.

Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 215 for more information on reset.

4.3.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the RST input are given in Table 4-2. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 674 for information on how to reprogram the configuration of these pins.

Table 4-2. JTAG Port Pins State after Power-On Reset or RST assertion

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

4.3.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components.

During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source (see page 705 and page 707).

4.3.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 206.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 705).

4.3.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 705).

4.3.1.4 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 705 and page 707).

4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset

the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 4-2. Test Access Port State Machine

4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 209.

4.3.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

4.3.4.1 **GPIO** Functionality

When the microcontroller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the **Port C GPIO Digital Enable (GPIODEN)** register), enabling the pull-up resistors (PUE[3:0] set in the **Port C GPIO Pull-Up Select (GPIOPUR)** register), disabling the pull-down resistors (PDE[3:0] cleared in the **Port C GPIO Pull-Down Select (GPIOPDR)** register) and enabling the alternate hardware function (AFSEL[3:0] set in the **Port C GPIO Alternate Function Select (GPIOAFSEL)** register) on the JTAG/SWD pins. See page 698, page 705, page 707, and page 710.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (${\tt TCK}$ or ${\tt SWCLK}$), the previous operation has enough time to complete and the ACK bits do not have to be checked.

4.3.4.3 Recovering a "Locked" Microcontroller

Note: Performing the sequence below restores the non-volatile registers discussed in "Non-Volatile Register Programming" on page 559 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the non-volatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug port unlock sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The debug port unlock sequence is:

1. Assert and hold the $\overline{\mathtt{RST}}$ signal.

- 2. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 208.
- **3.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 209.
- **4.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **5.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **6.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 7. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **8.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **9.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **10.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **11.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the microcontroller.

4.3.4.4 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M4F core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first.

This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode, the SWD goes into the line reset state before sending the switch sequence.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in JTAG mode, the JTAG goes into the Test Logic Reset state before sending the switch sequence.

4.4 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

4.5 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 4-3. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 4-3. JTAG Instruction Register Commands

IR[3:0]	Instruction	Description
0x0	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0x1	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0x2	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
0x8	ABORT	Shifts data into the ARM Debug Port Abort Register.
0xA	DPACC	Shifts data into and out of the ARM DP Access Register.
0xB	APACC	Shifts data into and out of the ARM AC Access Register.
0xE	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
0xF	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that \mathtt{TDI} is always connected to \mathtt{TDO} .

4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 212 for more information.

4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 213 for more information.

4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 213 for more information.

4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 213 for more information.

4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 212 for more information.

4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 212 for more information.

4.5.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M4F during debug.

Figure 4-3. IDCODE Register Format



4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.


Figure 4-4. BYPASS Register Format

4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

Figure 4-5. Boundary Scan Register Format



4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

5 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

5.1 Signal Description

The following table lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for two GPIO signals and functions as a GPIO after reset. PD7 and PF0 are under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function, see "Commit Control" on page 683. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 698) should be set to choose the NMI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 717) to assign the NMI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 674. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 5-1. System Control & Clocks Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
NMI	B3 M9	PD7 (8) PF0 (8)	I	TTL	Non-maskable interrupt.
osc0	G12	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
osc1	G13	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	G10	fixed	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

5.2 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 214
- Local control, such as reset (see "Reset Control" on page 215), power (see "Power Control" on page 220) and clock control (see "Clock Control" on page 221)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 228

5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, memory sizes, and peripherals present on the device. The **Device Identification 0** (**DID0**) (page 237) and **Device Identification 1** (**DID1**) (page 239) registers provide details about the device's version, package, temperature range, and so on. The Peripheral Present registers starting at System Control offset 0x300, such as the **Watchdog Timer Peripheral Present (PPWD)** register, provide information on how many of each type of module are included on the device. Finally,

information about the capabilities of the on-chip peripherals are provided at offset 0xFC0 in each peripheral's register space in the Peripheral Properties registers, such as the **GPTM Peripheral Properties** (**GPTMPP**) register. Previous generations of Stellaris[®] devices used the **Device Capabilities** (**DC0-DC9**) registers for information about the peripherals and their capabilities. These registers are present on this device for backward software capability, but provide no information about peripherals that were not available on older devices.

5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

5.2.2.1 Reset Sources

The LM4F232H5BB microcontroller has six sources of reset:

- 1. Power-on reset (POR) (see page 216).
- **2.** External reset input pin (\overline{RST}) assertion (see page 216).
- 3. Internal brown-out (BOR) detector (see page 218).
- **4.** Software-initiated reset (with the software reset registers) (see page 218).
- **5.** A watchdog timer reset condition violation (see page 219).
- 6. MOSC failure (see page 220).

Table 5-2 provides a summary of results of the various reset operations.

Table 5-2. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	Pin Config Only	Yes
Software System Request Reset using the SYSRESREQ bit in the APINT register.	Yes	Pin Config Only	Yes
Software System Request Reset using the VECTRESET bit in the APINT register.	Yes	Pin Config Only	No
Software Peripheral Reset	No	Pin Config Only	Yes ^a
Watchdog Reset	Yes	Pin Config Only	Yes
MOSC Failure Reset	Yes	Pin Config Only	Yes

a. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, in which case, all the bits in the **RESC** register are cleared except for the POR indicator. A bit in the **RESC** register can be cleared by writing a 0.

At any reset that resets the core, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the following sequence is performed:

- 1. The BOOTCFG register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If then EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

For example, if the **BOOTCFG** register is written and committed with the value of 0x0000.3C01, then PB7 is examined at reset to determine if the ROM Boot Loader should be executed. If PB7 is Low, the core unconditionally begins executing the ROM boot loader. If PB7 is High, then the application in Flash memory is executed if the reset vector at location 0x0000.0004 is not 0xFFFF.FFFF. Otherwise, the ROM boot loader is executed.

5.2.2.2 Power-On Reset (POR)

Note: The JTAG controller can only be reset by the power-on reset.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete (see "Power and Brown-Out" on page 1412). For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the $\overline{\text{RST}}$ input may be used as discussed in "External $\overline{\text{RST}}$ Pin" on page 216.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller and when the microcontroller wakes from hibernation. The Power-On Reset timing is shown in Figure 25-4 on page 1413.

5.2.2.3 External RST Pin

Note: It is recommended that the trace for the RST signal must be kept as short as possible. Be sure to place any components connected to the RST signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the $\overline{\mbox{RST}}$ input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 100K Ω) as shown in Figure 5-1 on page 217. The $\overline{\mbox{RST}}$ input has filtering which requires a minimum pulse width in order for the reset pulse to be recognized, see Table 25-7 on page 1413.

Figure 5-1. Basic RST Configuration




 R_{PU} = 0 to 100 k Ω

The external reset pin (\overline{RST}) resets the microcontroller including the core and all the on-chip peripherals. The external reset sequence is as follows:

- 1. The external reset pin (\overline{RST}) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 1413).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the \overline{RST} input may be connected to an RC network as shown in Figure 5-2 on page 217.

Figure 5-2. External Circuitry to Extend Power-On Reset




 R_{PU} = 1 k Ω to 100 k Ω

 $C_1 = 1 \text{ nF to } 10 \mu\text{F}$

If the application requires the use of an external reset switch, Figure 5-3 on page 218 shows the proper circuitry to use.

Figure 5-3. Reset Circuit Controlled by Switch



Typical R_{PU} = 10 $k\Omega$

Typical $R_S = 470 \Omega$

 $C_1 = 10 \text{ nF}$

The R_{PLI} and C₁ components define the power-on delay.

The external reset timing is shown in Figure 25-6 on page 1414.

5.2.2.4 Brown-Out Reset (BOR)

The microcontroller provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate an interrupt or a system reset. The default condition is to generate an interrupt, so BOR must be enabled. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated.

The brown-out reset sequence is as follows:

- **1.** When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BOR condition exists, an internal reset is asserted.
- 3. The internal reset is released and the microcontroller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The result of a brown-out reset is equivalent to that of an assertion of the external $\overline{\mathtt{RST}}$ input, and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 25-5 on page 1413.

5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via peripheral-specific reset registers available beginning at System Control offset 0x500 (for example the **Watchdog Timer Software Reset (SRWD)** register). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset.

The entire microcontroller, including the core, can be reset by software by setting the SYSRESREQ bit in the **Application Interrupt and Reset Control (APINT)** register. The software-initiated system reset sequence is as follows:

- A software microcontroller reset is initiated by setting the SYSRESREQ bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The core only can be reset by software by setting the VECTRESET bit in the APINT register. The software-initiated core reset sequence is as follows:

- 1. A core reset is initiated by setting the VECTRESET bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 25-7 on page 1414.

5.2.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM4F232H5BB microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt or a non-maskable interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timers" on page 804.

The watchdog reset timing is shown in Figure 25-8 on page 1414.

5.2.3 Non-Maskable Interrupt

The microcontroller has four sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error
- The NMISET bit in the Interrupt Control and State (INTCTRL) register in the Cortex[™]-M4F (see page 162).
- The Watchdog module time-out interrupt when the INTTYPE bit in the **Watchdog Control** (WDTCTL) register is set (see page 810).

Software must check the cause of the interrupt in order to distinguish among the sources.

5.2.3.1 NMI Pin

The NMI signal is an alternate function for either GPIO port pin PD7 or PF0. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 674. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 713. The active sense of the NMI signal is High; asserting the enabled NMI signal above V_{IH} initiates the NMI interrupt sequence.

5.2.3.2 Main Oscillator Verification Failure

The LM4F232H5BB microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or too slow. If the main oscillator verification circuit is enabled and a failure occurs, either a power-on reset is generated and control is transferred to the NMI handler, or an interrupt is generated. The MOSCIM bit in the MOSCCTL register determines which action occurs. In either case, the system clock source is automatically switched to the PIOSC. If a MOSC failure reset occurs, the NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the Main Oscillator Control (MOSCCTL) register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the Reset Cause (RESC) register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 227.

5.2.4 Power Control

The Stellaris microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the microcontroller's internal logic. Figure 5-4 shows the power architecture.

An external LDO may not be used.

Note: VDDA must be supplied with 3.3 V, or the microcontroller does not function properly. VDDA is the supply for all of the analog circuitry on the device, including the clock circuitry.




Figure 5-4. Power Architecture

5.2.5 Clock Control

System control determines the control of clocks in this part.

5.2.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source that is the clock source the microcontroller uses during and following POR. It does not require the use of any external components and provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. The PIOSC allows for a reduced system cost in applications that require an accurate clock source. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference. If the Hibernation Module clock source is a 32.768-kHz oscillator, the precision internal oscillator can be trimmed by software based on a reference clock for increased accuracy. Regardless of whether or not the PIOSC is the source for the system clock, the PIOSC can be configured to be the source for the ADC clock as well as the baud clock for the UART and SSI, see "System Control" on page 228.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or

an external crystal is connected across the OSC0 input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 5 MHz to 25 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 4 MHz to 25 MHz. The single-ended clock source range is from DC through the specified speed of the microcontroller. The supported crystals are listed in the XTAL bit field in the RCC register (see page 280). Note that the MOSC provides the clock source for the USB PLL and must be connected to a crystal or an oscillator.

- Internal 30-kHz Oscillator. The internal 30-kHz oscillator provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the MOSC to be powered down.
- **Hibernation Module Clock Source.** The Hibernation module is clocked by a 32.768-kHz oscillator connected to the xosco pin. The 32.768-kHz oscillator can be used for the system clock, thus eliminating the need for an additional crystal or oscillator. The Hibernation module clock source is intended to provide the system with a real-time clock source and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz \pm 1%). The frequency of the PLL clock reference must be in the range of 5 MHz to 25 MHz (inclusive). Table 5-3 on page 222 shows how the various clock sources can be used in a system.

Clock Source	Drive PLL?		Used as SysClk?	
Precision Internal Oscillator	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Precision Internal Oscillator divide by 4 (4 MHz ± 1%)	No	-	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Internal 30-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC = 0x3
Hibernation Module 32.768-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC2 = 0x7

Table 5-3. Clock Source Options

5.2.5.2 Clock Configuration

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options. These registers control the following clock functionality:


- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Important: Write the **RCC** register prior to writing the **RCC2** register. If a subsequent write to the **RCC** register is required, include another register access after writing the **RCC** register and before writing the **RCC2** register.

Figure 5-5 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal can be selected from the PIOSC, the system clock if the PLL is disabled, or the PLL output divided down to 16 MHz if the PLL is enabled. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in **RCC**).

Note: If the ADC module is not using the PIOSC as the clock source, the system clock must be at least 16 MHz. When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

Figure 5-5. Main Clock Tree



Communication Clock Sources

In addition to the main clock tree described above, the UART, and SSI modules all have a Clock Control register in the peripheral's register map at offset 0xFC8 that can be used to select the clock source for the module's baud clock. Users can choose between the system clock, which is the default source for the baud clock, and the PIOSC. Note that there may be special considerations when using the PIOSC as the baud clock. For more information, see the Clock Control register description in the chapter describing the operation of the module.

Using the SYSDIV and SYSDIV2 Fields

In the RCC register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. Table 5-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-3 on page 222.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare® Parametera
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	33.33 MHz	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	28.57 MHz	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	22.22 MHz	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

The SYSDIV2 field in the **RCC2** register is 2 bits wider than the SYSDIV field in the **RCC** register so that additional larger divisors up to /64 are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. The divisor is equivalent to the SYSDIV2 encoding plus 1. Table 5-5 shows how the SYSDIV2 encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS2=0) or another clock source is used (BYPASS2=1). For a list of possible clock sources, see Table 5-3 on page 222.

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

Table 5-5. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter ^a
0x00	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x01	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x02	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x03	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x04	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x09	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0x3F	/64	3.125 MHz	Clock source frequency/64	SYSCTL_SYSDIV_64

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

To allow for additional frequency choices when using the PLL, the DIV400 bit is provided along with the SYSDIV2LSB bit. When the DIV400 bit is set, bit 22 becomes the LSB for SYSDIV2. In this situation, the divisor is equivalent to the (SYSDIV2 encoding with SYSDIV2LSB appended) plus one. Table 5-6 shows the frequency choices when DIV400 is set. When the DIV400 bit is clear, SYSDIV2LSB is ignored, and the system clock frequency is determined as shown in Table 5-5 on page 225.

Table 5-6. Examples of Possible System Clock Frequencies with DIV400=1

SYSDIV2	SYSDIV2LSB	Divisor	Frequency (BYPASS2=0) ^a	StellarisWare Parameter ^b	
0x00	reserved	/2	reserved	-	
0x01	0	/3	reserved	-	
UXUT	1	/4	reserved	-	
0.00	0	/5	80 MHz	SYSCTL_SYSDIV_2_5	
0x02	1	/6	66.67 MHz	SYSCTL_SYSDIV_3	
	0	/7	reserved	-	
0x03	1	/8	50 MHz	SYSCTL_SYSDIV_4	
0x04	0	/9	44.44 MHz	SYSCTL_SYSDIV_4_5	
0X04	1	/10	40 MHz	SYSCTL_SYSDIV_5	
0x3F	0	/127	3.15 MHz	SYSCTL_SYSDIV_63_5	
UXJI	1	/128	3.125 MHz	SYSCTL_SYSDIV_64	

a. Note that ${\tt DIV400}$ and ${\tt SYSDIV2LSB}$ are only valid when ${\tt BYPASS2=0}$.

5.2.5.3 Precision Internal Oscillator Operation (PIOSC)

The microcontroller powers up with the PIOSC running. If another clock source is desired, the PIOSC must remain enabled as it is used for internal functions. The PIOSC can only be disabled during Deep-Sleep mode. It can be powered down by setting the <code>IOSCDIS</code> bit in the **RCC** register.

The PIOSC generates a 16-MHz clock with a $\pm 1\%$ accuracy at room temperatures. Across the extended temperature range, the accuracy is $\pm 3\%$. At the factory, the PIOSC is set to 16 MHz at

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

b. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of three ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.
- Automatic calibration using the Hibernation module with a functioning 32.768-kHz clock source: Set the CAL bit in the PIOSCCAL register; the results of the calibration are shown in the RESULT field in the Precision Internal Oscillator Statistic (PIOSCSTAT) register. After calibration is complete, the PIOSC is trimmed using the trimmed value returned in the CT field.

5.2.5.4 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals form 4 to 25 MHz.

The XTAL bit in the **RCC** register (see page 280) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

5.2.5.5 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor, unless the DIV400 bit in the **RCC2** register is set.

To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the Run-Mode Clock Configuration 2 (RCC2) register to be 0x1.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **PLL Frequency n** (**PLLFREQn**) registers (see page 329). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency. Table 25-10 on page 1415 shows the actual PLL frequency and error for a given crystal choice.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 280) describes the available crystal choices and default programming of the **PLLFREQn** registers. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

5.2.5.6 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the RCC2 register. The XTAL bit field (Crystal Value) of the RCC register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 5, 6, 8, 10, 12, 16, 18, 20, 24, or 25 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.

5.2.5.7 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 280 and page 289).

5.2.5.8 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 25-9 on page 1415). During the relock time, the affected PLL is not usable as a clock reference. Software can poll the LOCK bit in the **PLL Status (PLLSTAT)** register to determine when the PLL has locked.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter clocked by the system clock is used to measure the T_{READY} requirement. The down counter is set to 0x200 if the PLL is powering up. If the M or N values in the **PLLFREQn** registers are changed, the counter is set to 0xC0. Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time (T_{READY}), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the T_{READY} period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

5.2.5.9 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, and if the MOSCIM bit in the **MOSCCTL** register is clear, then the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the Reset Cause (RESC) register is set.
- **2.** The system clock is switched from the main oscillator to the PIOSC.

- 3. An internal power-on reset is initiated.
- 4. Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

if the MOSCIM bit in the **MOSCCTL** register is set, then the following sequence is performed by the hardware:

- 1. The system clock is switched from the main oscillator to the PIOSC.
- 2. The MOFRIS bit in the RIS register is set to indicate a MOSC failure.

5.2.6 System Control

For power-savings purposes, the peripheral-specific **RCGCx**, **SCGCx**, and **DCGCx** registers (for example, **RCGCWD**) control the clock gating logic for that peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. These registers are located in the System Control register map starting at offsets 0x600, 0x700, and 0x800, respectively. There must be a delay of 3 system clocks after a peripheral module clock is enabled in the **RCGC** register before any module registers are accessed.

Important: To support legacy software, the RCGCn, SCGCn, and DCGCn registers are available at offsets 0x100 - 0x128. A write to any of these legacy registers also writes the corresponding bit in the peripheral-specific RCGCx, SCGCx, and DCGCx registers. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. It is recommended that new software use the new registers and not rely on legacy operation.

If software uses a peripheral-specific register to write a legacy peripheral (such as TIMER0), the write causes proper operation, but the value of that bit is not reflected in the legacy register. Any bits that are changed by writing to a legacy register can be read back correctly with a read of the legacy register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

There are four levels of operation for the microcontroller defined as:

- Run mode
- Sleep mode
- Deep-Sleep mode
- Hibernation mode

The following sections describe the different modes in detail.

Caution – If the Cortex-M4F Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their Run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

5.2.6.1 Run Mode

In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the the peripheral-specific **RCGC** registers. The system clock can be any of the available clock sources including the PLL.

5.2.6.2 Sleep Mode

In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M4F core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 115 for more details.

Peripherals are clocked that are enabled in the the peripheral-specific **SCGC** registers when auto-clock gating is enabled (see the **RCC** register) or the the peripheral-specific **RCGC** registers when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Important: Before executing the WFI instruction, software must confirm that the EEPROM is not busy by checking to see that the WORKING bit in the **EEPROM Done Status (EEDONE)** register is clear.

5.2.6.3 Deep-Sleep Mode

In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first setting the SLEEPDEEP bit in the **System Control (SYSCTRL)** register (see page 168) and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 115 for more details.

The Cortex-M4F processor core and the memory subsystem are not clocked in Deep-Sleep mode. Peripherals are clocked that are enabled in the the peripheral-specific **DCGC** registers when auto-clock gating is enabled (see the **RCC** register) or the the peripheral-specific **RCGC** registers when auto-clock gating is disabled. The system clock source is specified in the **DSLPCLKCFG** register. When the **DSLPCLKCFG** register is used, the internal oscillator source is powered up, if necessary, and other clocks are powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64

respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 323.

Important: Before executing the WFI instruction, software must confirm that the EEPROM is not busy by checking to see that the WORKING bit in the **EEPROM Done Status (EEDONE)** register is clear.

To provide the lowest possible Deep-Sleep power consumption as well the ability to wake the processor from a peripheral without reconfiguring the peripheral for a change in clock, some of the communications modules have a Clock Control register at offset 0xFC8 in the module register space. The CS field in the Clock Control register allows the user to select the PIOSC as the clock source for the module's baud clock. When the microcontroller enters Deep-Sleep mode, the PIOSC becomes the source for the module clock as well, which allows the transmit and receive FIFOs to continue operation while the part is in Deep-Sleep. Figure 5-6 on page 230 shows how the clocks are selected.

PIOSC

Deep Sleep

Deep Sleep

Module Clock

Figure 5-6. Module Clock Selection

5.2.6.4 Hibernation Mode

In this mode, the power supplies are turned off to the main part of the microcontroller and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the microcontroller back to Run mode. The Cortex-M4F processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. Software can determine if the microcontroller has been restarted from Hibernate mode by inspecting the Hibernation module registers. For more information on the operation of Hibernation mode, see "Hibernation Module" on page 522.

5.3 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source

and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.

- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

5.4 Register Map

Table 5-7 on page 231 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 552.

Table 5-7. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	237
0x004	DID1	RO	-	Device Identification 1	239
0x008	DC0	RO	0x007F.007F	Device Capabilities 0	241
0x010	DC1	RO	0x1333.2FFF	Device Capabilities 1	242
0x014	DC2	RO	0x070F.F337	Device Capabilities 2	245
0x018	DC3	RO	0xBFFF.FFFF	Device Capabilities 3	248
0x01C	DC4	RO	0x0004.F1FF	Device Capabilities 4	252
0x020	DC5	RO	0x0F30.00FF	Device Capabilities 5	255
0x024	DC6	RO	0x0000.0013	Device Capabilities 6	257
0x028	DC7	RO	0xFFFF.FFFF	Device Capabilities 7	258
0x02C	DC8	RO	0xFFFF.FFFF	Device Capabilities 8	261
0x030	PBORCTL	R/W	0x0000.0000	Brown-Out Reset Control	264
0x040	SRCR0	RO	0x0000.0000	Software Reset Control 0	265
0x044	SRCR1	RO	0x0000.0000	Software Reset Control 1	267
0x048	SRCR2	RO	0x0000.0000	Software Reset Control 2	270
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	272

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	274
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	276
0x05C	RESC	R/W	-	Reset Cause	278
0x060	RCC	R/W	0x078E.3D51	Run-Mode Clock Configuration	280
0x06C	GPIOHBCTL	R/W	0x0000.7E00	GPIO High-Performance Bus Control	285
0x070	RCC2	R/W	0x07C0.6810	Run-Mode Clock Configuration 2	289
0x07C	MOSCCTL	R/W	0x0000.0000	Main Oscillator Control	292
0x100	RCGC0	RO	0x0000.0040	Run Mode Clock Gating Control Register 0	293
0x104	RCGC1	RO	0x0000.0000	Run Mode Clock Gating Control Register 1	296
0x108	RCGC2	RO	0x0000.0000	Run Mode Clock Gating Control Register 2	300
0x110	SCGC0	RO	0x0000.0040	Sleep Mode Clock Gating Control Register 0	303
0x114	SCGC1	RO	0x0000.0000	Sleep Mode Clock Gating Control Register 1	306
0x118	SCGC2	RO	0x0000.0000	Sleep Mode Clock Gating Control Register 2	310
0x120	DCGC0	RO	0x0000.0040	Deep Sleep Mode Clock Gating Control Register 0	313
0x124	DCGC1	RO	0x0000.0000	Deep-Sleep Mode Clock Gating Control Register 1	316
0x128	DCGC2	RO	0x0000.0000	Deep Sleep Mode Clock Gating Control Register 2	320
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	323
0x14C	SYSPROP	RO	0x0000.1D31	System Properties	325
0x150	PIOSCCAL	R/W	0x0000.0000	Precision Internal Oscillator Calibration	326
0x154	PIOSCSTAT	RO	0x0000.0040	Precision Internal Oscillator Statistics	328
0x160	PLLFREQ0	RO	0x0000.0032	PLL Frequency 0	329
0x164	PLLFREQ1	RO	0x0000.0001	PLL Frequency 1	330
0x168	PLLSTAT	RO	0x0000.0000	PLL Status	331
0x190	DC9	RO	0x00FF.00FF	Device Capabilities 9	332
0x1A0	NVMSTAT	RO	0x0000.0001	Non-Volatile Memory Information	334
0x300	PPWD	RO	0x0000.0003	Watchdog Timer Peripheral Present	335
0x304	PPTIMER	RO	0x0000.003F	16/32-Bit General-Purpose Timer Peripheral Present	336
0x308	PPGPIO	RO	0x0000.7FFF	General-Purpose Input/Output Peripheral Present	338
0x30C	PPDMA	RO	0x0000.0001	Micro Direct Memory Access Peripheral Present	341
0x314	PPHIB	RO	0x0000.0001	Hibernation Peripheral Present	342
0x318	PPUART	RO	0x0000.00FF	Universal Asynchronous Receiver/Transmitter Peripheral Present	343

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x31C	PPSSI	RO	0x0000.000F	Synchronous Serial Interface Peripheral Present	345
0x320	PPI2C	RO	0x0000.003F	Inter-Integrated Circuit Peripheral Present	347
0x328	PPUSB	RO	0x0000.0001	Universal Serial Bus Peripheral Present	349
0x334	PPCAN	RO	0x0000.0003	Controller Area Network Peripheral Present	350
0x338	PPADC	RO	0x0000.0003	Analog-to-Digital Converter Peripheral Present	351
0x33C	PPACMP	RO	0x0000.0001	Analog Comparator Peripheral Present	352
0x340	PPPWM	RO	0x0000.0003	Pulse Width Modulator Peripheral Present	353
0x344	PPQEI	RO	0x0000.0003	Quadrature Encoder Interface Peripheral Present	354
0x358	PPEEPROM	RO	0x0000.0001	EEPROM Peripheral Present	355
0x35C	PPWTIMER	RO	0x0000.003F	32/64-Bit Wide General-Purpose Timer Peripheral Present	356
0x500	SRWD	R/W	0x0000.0000	Watchdog Timer Software Reset	358
0x504	SRTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Software Reset	360
0x508	SRGPIO	R/W	0x0000.0000	General-Purpose Input/Output Software Reset	362
0x50C	SRDMA	R/W	0x0000.0000	Micro Direct Memory Access Software Reset	365
0x514	SRHIB	R/W	0x0000.0000	Hibernation Software Reset	366
0x518	SRUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Software Reset	367
0x51C	SRSSI	R/W	0x0000.0000	Synchronous Serial Interface Software Reset	369
0x520	SRI2C	R/W	0x0000.0000	Inter-Integrated Circuit Software Reset	371
0x528	SRUSB	R/W	0x0000.0000	Universal Serial Bus Software Reset	373
0x534	SRCAN	R/W	0x0000.0000	Controller Area Network Software Reset	374
0x538	SRADC	R/W	0x0000.0000	Analog-to-Digital Converter Software Reset	376
0x53C	SRACMP	R/W	0x0000.0000	Analog Comparator Software Reset	378
0x540	SRPWM	R/W	0x0000.0000	Pulse Width Modulator Software Reset	379
0x544	SRQEI	R/W	0x0000.0000	Quadrature Encoder Interface Software Reset	381
0x558	SREEPROM	R/W	0x0000.0000	EEPROM Software Reset	383
0x55C	SRWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Software Reset	384
0x600	RCGCWD	R/W	0x0000.0000	Watchdog Timer Run Mode Clock Gating Control	386
0x604	RCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Run Mode Clock Gating Control	387
0x608	RCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Run Mode Clock Gating Control	389
	1	1	1		

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x60C	RCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Run Mode Clock Gating Control	392
0x614	RCGCHIB	R/W	0x0000.0001	Hibernation Run Mode Clock Gating Control	393
0x618	RCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control	394
0x61C	RCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Run Mode Clock Gating Control	396
0x620	RCGCI2C	R/W	0x0000.0000	Inter-Integrated Circuit Run Mode Clock Gating Control	398
0x628	RCGCUSB	R/W	0x0000.0000	Universal Serial Bus Run Mode Clock Gating Control	400
0x634	RCGCCAN	R/W	0x0000.0000	Controller Area Network Run Mode Clock Gating Control	401
0x638	RCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Run Mode Clock Gating Control	402
0x63C	RCGCACMP	R/W	0x0000.0000	Analog Comparator Run Mode Clock Gating Control	403
0x640	RCGCPWM	R/W	0x0000.0000	Pulse Width Modulator Run Mode Clock Gating Control	404
0x644	RCGCQEI	R/W	0x0000.0000	Quadrature Encoder Interface Run Mode Clock Gating Control	405
0x658	RCGCEEPROM	R/W	0x0000.0000	EEPROM Run Mode Clock Gating Control	406
0x65C	RCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control	407
0x700	SCGCWD	R/W	0x0000.0000	Watchdog Timer Sleep Mode Clock Gating Control	409
0x704	SCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control	410
0x708	SCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Sleep Mode Clock Gating Control	412
0x70C	SCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Sleep Mode Clock Gating Control	415
0x714	SCGCHIB	R/W	0x0000.0001	Hibernation Sleep Mode Clock Gating Control	416
0x718	SCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control	417
0x71C	SCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Sleep Mode Clock Gating Control	419
0x720	SCGCI2C	R/W	0x0000.0000	Inter-Integrated Circuit Sleep Mode Clock Gating Control	421
0x728	SCGCUSB	R/W	0x0000.0000	Universal Serial Bus Sleep Mode Clock Gating Control	423
0x734	SCGCCAN	R/W	0x0000.0000	Controller Area Network Sleep Mode Clock Gating Control	424
0x738	SCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Sleep Mode Clock Gating Control	425
0x73C	SCGCACMP	R/W	0x0000.0000	Analog Comparator Sleep Mode Clock Gating Control	426

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x740	SCGCPWM	R/W	0x0000.0000	Pulse Width Modulator Sleep Mode Clock Gating Control	427
0x744	SCGCQEI	R/W	0x0000.0000	Quadrature Encoder Interface Sleep Mode Clock Gating Control	428
0x758	SCGCEEPROM	R/W	0x0000.0000	EEPROM Sleep Mode Clock Gating Control	429
0x75C	SCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control	430
0x800	DCGCWD	R/W	0x0000.0000	Watchdog Timer Deep-Sleep Mode Clock Gating Control	432
0x804	DCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control	433
0x808	DCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control	435
0x80C	DCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control	438
0x814	DCGCHIB	R/W	0x0000.0001	Hibernation Deep-Sleep Mode Clock Gating Control	439
0x818	DCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control	440
0x81C	DCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control	442
0x820	DCGCI2C	R/W	0x0000.0000	Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control	444
0x828	DCGCUSB	R/W	0x0000.0000	Universal Serial Bus Deep-Sleep Mode Clock Gating Control	446
0x834	DCGCCAN	R/W	0x0000.0000	Controller Area Network Deep-Sleep Mode Clock Gating Control	447
0x838	DCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control	448
0x83C	DCGCACMP	R/W	0x0000.0000	Analog Comparator Deep-Sleep Mode Clock Gating Control	449
0x840	DCGCPWM	R/W	0x0000.0000	Pulse Width Modulator Deep-Sleep Mode Clock Gating Control	450
0x844	DCGCQEI	R/W	0x0000.0000	Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control	451
0x858	DCGCEEPROM	R/W	0x0000.0000	EEPROM Deep-Sleep Mode Clock Gating Control	452
0x85C	DCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control	453
0x900	PCWD	R/W	0x0000.0003	Watchdog Timer Power Control	455
0x904	PCTIMER	R/W	0x0000.003F	16/32-Bit General-Purpose Timer Power Control	457
0x908	PCGPIO	R/W	0x0000.7FFF	General-Purpose Input/Output Power Control	460
0x90C	PCDMA	R/W	0x0000.0001	Micro Direct Memory Access Power Control	466

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x914	PCHIB	R/W	0x0000.0001	Hibernation Power Control	467
0x918	PCUART	R/W	0x0000.00FF	Universal Asynchronous Receiver/Transmitter Power Control	468
0x91C	PCSSI	R/W	0x0000.000F	Synchronous Serial Interface Power Control	472
0x920	PCI2C	R/W	0x0000.003F	Inter-Integrated Circuit Power Control	474
0x928	PCUSB	R/W	0x0000.0001	Universal Serial Bus Power Control	477
0x934	PCCAN	R/W	0x0000.0003	Controller Area Network Power Control	478
0x938	PCADC	R/W	0x0000.0003	Analog-to-Digital Converter Power Control	480
0x93C	PCACMP	R/W	0x0000.0001	Analog Comparator Power Control	482
0x940	PCPWM	R/W	0x0000.0003	Pulse Width Modulator Power Control	483
0x944	PCQEI	R/W	0x0000.0003	Quadrature Encoder Interface Power Control	485
0x958	PCEEPROM	R/W	0x0000.0001	EEPROM Power Control	487
0x95C	PCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Power Control	488
0xA00	PRWD	R/W	0x0000.0000	Watchdog Timer Peripheral Ready	491
0xA04	PRTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Peripheral Ready	492
0xA08	PRGPIO	R/W	0x0000.0000	General-Purpose Input/Output Peripheral Ready	494
0xA0C	PRDMA	R/W	0x0000.0000	Micro Direct Memory Access Peripheral Ready	497
0xA14	PRHIB	R/W	0x0000.0001	Hibernation Peripheral Ready	498
0xA18	PRUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Peripheral Ready	499
0xA1C	PRSSI	R/W	0x0000.0000	Synchronous Serial Interface Peripheral Ready	501
0xA20	PRI2C	R/W	0x0000.0000	Inter-Integrated Circuit Peripheral Ready	503
0xA28	PRUSB	R/W	0x0000.0000	Universal Serial Bus Peripheral Ready	505
0xA34	PRCAN	R/W	0x0000.0000	Controller Area Network Peripheral Ready	506
0xA38	PRADC	R/W	0x0000.0000	Analog-to-Digital Converter Peripheral Ready	507
0xA3C	PRACMP	R/W	0x0000.0000	Analog Comparator Peripheral Ready	508
0xA40	PRPWM	R/W	0x0000.0000	Pulse Width Modulator Peripheral Ready	509
0xA44	PRQEI	R/W	0x0000.0000	Quadrature Encoder Interface Peripheral Ready	510
0xA58	PREEPROM	R/W	0x0000.0000	EEPROM Peripheral Ready	511
0xA5C	PRWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Peripheral Ready	512

5.5 Register Descriptions


All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:28	VER	RO	0x1	DID0 Version
				This field defines the DID0 register format version. The version number is numeric. The value of the ver field is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Second version of the DID0 register format.
27:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	CLASS	RO	0x05	Device Class

The CLASS field value identifies the internal design from which all mask sets are generated for all microcontrollers in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR or MINOR fields require differentiation from prior microcontrollers. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x05 Stellaris® Blizzard-class microcontrollers


Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



Bit/Field	Name	Туре	Reset	Description	
31:28	VFR	RO	0x1	DID1 Version	

This field defines the **DID1** register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):

Value Description

0x0 Initial **DID1** register format definition, indicating a Stellaris LM3Snnn device.

0x1 Second version of the DID1 register format.

27:24 FAM RO 0x0 Family

This field provides the family identification of the device within the Stellaris product portfolio. The value is encoded as follows (all other encodings are reserved):

Value Description

0x0 Stellaris family of microcontrollers, that is, all devices with external part numbers starting with LM3S, LM4S, and LM4F.

23:16 PARTNO RO 0xE3 Part Number

This field provides the part number of the device within the family. The reset value shown indicates the LM4F232H5BB microcontroller.

Bit/Field	Name	Туре	Reset	Description
15:13	PINCOUNT	RO	0x5	Package Pin Count This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 28-pin package
				0x1 48-pin package
				0x2 100-pin package
				0x3 64-pin package
				0x4 144-pin package
				0x5 157-pin package
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	0x2	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	0x1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	_	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified
				•

Register 3: Device Capabilities 0 (DC0), offset 0x008


This legacy register is predefined by the part and can be used to verify features.

Important: The Flash Size (FSIZE) and SRAM Size (SSIZE) registers should be used to determine this microcontroller's memory sizes. However, to support legacy software, the DC0 register is available. A read of DC0 correctly identifies legacy memory sizes but software must use FSIZE and SSIZE for memory sizes that are not listed below.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x007F.007F



Bit/Field	Name	Туре	Reset	Description
31:16	SRAMS7	RO	0x7F	SRAM Size

Indicates the size of the on-chip SRAM.

Value Description

0x7 2 KB of SRAM

0xF 4 KB of SRAM

0x17 6 KB of SRAM

0x1F 8 KB of SRAM

0x2F 12 KB of SRAM

0x3F 16 KB of SRAM

0x4F 20 KB of SRAM

0x5F 24 KB of SRAM

0x7F 32 KB of SRAM

15:0 FLASHSZ RO 0x7F Flash Size

Indicates the size of the on-chip Flash memory.

Value Description

0x3 8 KB of Flash

0x7 16 KB of Flash

0xF 32 KB of Flash

0x1F 64 KB of Flash

0x2F 96 KB of Flash

0x3F 128 KB of Flash

0x5F 192 KB of Flash

0x7F 256 KB of Flash

Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC0**, **SCGC0**, **DCGC0**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of DC1 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

Likewise, the ADC Peripheral Properties (ADCPP) register should be used to determine the maximum ADC sample rate and whether the temperature sensor is present. However, to support legacy software, the MAXADCnSPD fields and the TEMPSNS bit are available. A read of **DC1** correctly identifies the maximum ADC sample rate for legacy rates and whether the temperature sensor is present.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010 Type RO, reset 0x1333.2FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0	rese	rved	PWM1	PWM0	rese	rved	ADC1	ADC0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINSY	SDIV		MAXAD	C1SPD	MAXAD	C0SPD	MPU	HIB	TEMPSNS	PLL	WDT0	swo	SWD	JTAG
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x1	Watchdog Timer1 Present
				When set, indicates that watchdog timer 1 is present.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x1	CAN Module 1 Present
				When set, indicates that CAN unit 1 is present.
24	CAN0	RO	0x1	CAN Module 0 Present
				When set, indicates that CAN unit 0 is present.
23:22	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21	PWM1	RO	0x1	PWM Module 1 Present
				When set, indicates that the PWM module is present.

Bit/Field	Name	Туре	Reset	Description
20	PWM0	RO	0x1	PWM Module 0 Present
				When set, indicates that the PWM module is present.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x1	ADC Module 1 Present
				When set, indicates that ADC module 1 is present.
16	ADC0	RO	0x1	ADC Module 0 Present
				When set, indicates that ADC module 0 is present
15:12	MINSYSDIV	RO	0x2	System Clock Divider
				Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit.
				Value Description
				0x1 Specifies an 80-MHz CPU clock with a PLL divider of 2.5.
				0x2 Specifies a 66-MHz CPU clock with a PLL divider of 3.
				0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.
				0x4 Specifies a 40-MHz CPU clock with a PLL divider of 5.
				0x7 Specifies a 25-MHz clock with a PLL divider of 8.
				0x9 Specifies a 20-MHz clock with a PLL divider of 10.
11:10	MAXADC1SPD	RO	0x3	Max ADC1 Speed
				This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	RO	0x3	Max ADC0 Speed
				This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
7	MPU	RO	0x1	MPU Present
·	2			When set, indicates that the Cortex-M4F Memory Protection Unit (MPU) module is present. See the "Cortex-M4F Peripherals" chapter for details on the MPU.

Bit/Field	Name	Туре	Reset	Description
6	HIB	RO	0x1	Hibernation Module Present When set, indicates that the Hibernation module is present.
5	TEMPSNS	RO	0x1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	0x1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT0	RO	0x1	Watchdog Timer 0 Present When set, indicates that watchdog timer 0 is present.
2	swo	RO	0x1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	0x1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	0x1	JTAG Present When set, indicates that the JTAG debugger interface is present.

Register 5: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC1**, **SCGC1**, **DCGC1**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of DC2 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

Note that the **Analog Comparator Peripheral Present (PPACMP)** register identifies whether the analog comparator module is present. The **Analog Comparator Peripheral Properties (ACMPPP)** register indicates how many analog comparator blocks are present in the module.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014

Type RO, reset 0x070F.F337

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I2C1HS	I2C1	I2C0HS	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	0	0	1	1	0	0	1	1	0	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	RO	0x0	EPI Module 0 Present
				When set, indicates that EPI module 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	12S0	RO	0x0	I2S Module 0 Present
				When set, indicates that I2S module 0 is present.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x1	Analog Comparator 2 Present
				When set, indicates that analog comparator 2 is present.
25	COMP1	RO	0x1	Analog Comparator 1 Present
				When set, indicates that analog comparator 1 is present.

Bit/Field	Name	Туре	Reset	Description
24	COMP0	RO	0x1	Analog Comparator 0 Present When set, indicates that analog comparator 0 is present.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x1	Timer Module 3 Present When set, indicates that General-Purpose Timer module 3 is present.
18	TIMER2	RO	0x1	Timer Module 2 Present When set, indicates that General-Purpose Timer module 2 is present.
17	TIMER1	RO	0x1	Timer Module 1 Present When set, indicates that General-Purpose Timer module 1 is present.
16	TIMER0	RO	0x1	Timer Module 0 Present When set, indicates that General-Purpose Timer module 0 is present.
15	I2C1HS	RO	0x1	I2C Module 1 Speed When set, indicates that I2C module 1 can operate in high-speed mode.
14	I2C1	RO	0x1	I2C Module 1 Present When set, indicates that I2C module 1 is present.
13	I2C0HS	RO	0x1	I2C Module 0 Speed When set, indicates that I2C module 0 can operate in high-speed mode.
12	I2C0	RO	0x1	I2C Module 0 Present When set, indicates that I2C module 0 is present.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x1	QEI Module 1 Present When set, indicates that QEI module 1 is present.
8	QEI0	RO	0x1	QEI Module 0 Present When set, indicates that QEI module 0 is present.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x1	SSI Module 1 Present When set, indicates that SSI module 1 is present.
4	SSI0	RO	0x1	SSI Module 0 Present When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
2	UART2	RO	0x1	UART Module 2 Present When set, indicates that UART module 2 is present.
1	UART1	RO	0x1	UART Module 1 Present When set, indicates that UART module 1 is present.
0	UART0	RO	0x1	UART Module 0 Present When set, indicates that UART module 0 is present.

Register 6: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the feature is not present.

Important: For some modules, the peripheral-resident Peripheral Properties registers should be used to determine which pins are available on this microcontroller. However, to support legacy software, the DC3 register is available. A read of DC3 correctly identifies if a legacy pin is present but software must use the Peripheral Properties registers to determine if a pin is present that is not supported by the DCn registers.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018

Type RO, reset 0xBFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	C0MINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	32KHZ	RO	0x1	32KHz Input Clock Available When set, indicates an even CCP pin is present and can be used as a 32-KHz input clock.
30	reserved	RO	0	Note: The GPTMPP register does not provide this information. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	CCP5	RO	0x1	CCP5 Pin Present When set, indicates that Capture/Compare/PWM pin 5 is present. Note: The GPTMPP register does not provide this information.
28	CCP4	RO	0x1	CCP4 Pin Present When set, indicates that Capture/Compare/PWM pin 4 is present. Note: The GPTMPP register does not provide this information.
27	CCP3	RO	0x1	CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is present. Note: The GPTMPP register does not provide this information.
26	CCP2	RO	0x1	CCP2 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is present.

Note:

The **GPTMPP** register does not provide this information.

Bit/Field	Name	Туре	Reset	Description
25	CCP1	RO	0x1	CCP1 Pin Present
				When set, indicates that Capture/Compare/PWM pin 1 is present.
				Note: The GPTMPP register does not provide this information.
24	CCP0	RO	0x1	CCP0 Pin Present
				When set, indicates that Capture/Compare/PWM pin 0 is present.
				Note: The GPTMPP register does not provide this information.
23	ADC0AIN7	RO	0x1	ADC Module 0 AIN7 Pin Present
				When set, indicates that ADC module 0 input pin 7 is present.
				Note: The CH field in the ADCPP register provides this information.
22	ADC0AIN6	RO	0x1	ADC Module 0 AIN6 Pin Present
				When set, indicates that ADC module 0 input pin 6 is present.
				Note: The CH field in the ADCPP register provides this information.
21	ADC0AIN5	RO	0x1	ADC Module 0 AIN5 Pin Present
				When set, indicates that ADC module 0 input pin 5 is present.
				Note: The CH field in the ADCPP register provides this information.
20	ADC0AIN4	RO	0x1	ADC Module 0 AIN4 Pin Present
				When set, indicates that ADC module 0 input pin 4 is present.
				Note: The CH field in the ADCPP register provides this information.
19	ADC0AIN3	RO	0x1	ADC Module 0 AIN3 Pin Present
				When set, indicates that ADC module 0 input pin 3 is present.
				Note: The CH field in the ADCPP register provides this information.
18	ADC0AIN2	RO	0x1	ADC Module 0 AIN2 Pin Present
				When set, indicates that ADC module 0 input pin 2 is present.
				Note: The CH field in the ADCPP register provides this information.
17	ADC0AIN1	RO	0x1	ADC Module 0 AIN1 Pin Present
				When set, indicates that ADC module 0 input pin 1 is present.
				Note: The CH field in the ADCPP register provides this information.
16	ADC0AIN0	RO	0x1	ADC Module 0 AIN0 Pin Present
				When set, indicates that ADC module 0 input pin 0 is present.
				Note: The CH field in the ADCPP register provides this information.
15	PWMFAULT	RO	0x1	PWM Fault Pin Present
				When set, indicates that a PWM Fault pin is present. See DC5 for specific Fault pins on this device.
				Note: The FCNT field in the PWMPP register provides this information.
14	C2O	RO	0x1	C2o Pin Present
				When set, indicates that the analog comparator 2 output pin is present.
				Note: The C20 bit in the ACMPPP register provides this information.

Bit/Field	Name	Туре	Reset	Description
13	C2PLUS	RO	0x1	C2+ Pin Present When set, indicates that the analog comparator 2 (+) input pin is present.
				Note: This pin is present when analog comparator 2 is present.
12	C2MINUS	RO	0x1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
				Note: This pin is present when analog comparator 2 is present.
11	C10	RO	0x1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
				Note: The Clo bit in the ACMPPP register provides this information.
10	C1PLUS	RO	0x1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
				Note: This pin is present when analog comparator 1 is present.
9	C1MINUS	RO	0x1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
				Note: This pin is present when analog comparator 1 is present.
8	C0O	RO	0x1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present. Note: The C00 bit in the ACMPPP register provides this information.
7	COPLUS	RO	0x1	Note: The coo bit in the ACMPPP register provides this information. C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present. Note: This pin is present when analog comparator 0 is present.
6	COMINUS	RO	0x1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present. Note: This pin is present when analog comparator 0 is present.
5	PWM5	RO	0x1	PWM5 Pin Present When set, indicates that the PWM pin 5 is present. Note: The GCNT field in the PWMPP register provides this
4	PWM4	RO	0x1	information. PWM4 Pin Present When set, indicates that the PWM pin 4 is present. Note: The GCNT field in the PWMPP register provides this information.
3	PWM3	RO	0x1	PWM3 Pin Present When set, indicates that the PWM pin 3 is present. Note: The GCNT field in the PWMPP register provides this information.

Bit/Field	Name	Туре	Reset	Description				
2	PWM2	RO	0x1	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.				
				Note: The GCNT field in the PWMPP register provides this information.				
1	PWM1	RO	0x1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.				
				Note: The GCNT field in the PWMPP register provides this information.				
0	PWM0	RO	0x1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.				
				Note: The GCNT field in the PWMPP register provides this information.				

Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC2**, **SCGC2**, **DCGC2**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC4 register is available. A read of DC4 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

The peripheral-resident Peripheral Properties registers should be used to determine which pins and features are available on this microcontroller. However, to support legacy software, the **DC4** register is available. A read of **DC4** correctly identifies if a legacy pin or feature is present. Software must use the Peripheral Properties registers to determine if a pin or feature is present that is not supported by the **DCn** registers.

Device Capabilities 4 (DC4)

Base 0x400F.E000 Offset 0x01C

Type RO, reset 0x0004.F1FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0		reserved		E1588			reserved			PICAL	rese	erved
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6	UDMA	ROM		reserved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	RO	0x0	Ethernet PHY Layer 0 Present
				When set, indicates that Ethernet PHY layer 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	RO	0x0	Ethernet MAC Layer 0 Present
				When set, indicates that Ethernet MAC layer 0 is present.
27:25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	E1588	RO	0x0	1588 Capable When set, indicates that Ethernet MAC layer 0 is 1588 capable.

Bit/Field	Name	Туре	Reset	Description
23:19	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	PICAL	RO	0x1	PIOSC Calibrate
				When set, indicates that the PIOSC can be calibrated by software.
17:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	CCP7	RO	0x1	CCP7 Pin Present
				When set, indicates that Capture/Compare/PWM pin 7 is present.
				Note: The GPTMPP register does not provide this information.
14	CCP6	RO	0x1	CCP6 Pin Present
				When set, indicates that Capture/Compare/PWM pin 6 is present.
				Note: The GPTMPP register does not provide this information.
13	UDMA	RO	0x1	Micro-DMA Module Present
				When set, indicates that the micro-DMA module present.
12	ROM	RO	0x1	Internal Code ROM Present
				When set, indicates that internal code ROM is present.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x1	GPIO Port J Present When set, indicates that GPIO Port J is present.
7	GPIOH	RO	0x1	GPIO Port H Present When set, indicates that GPIO Port H is present.
6	GPIOG	RO	0x1	GPIO Port G Present When set, indicates that GPIO Port G is present.
5	GPIOF	RO	0x1	GPIO Port F Present When set, indicates that GPIO Port F is present.
4	GPIOE	RO	0x1	GPIO Port E Present When set, indicates that GPIO Port E is present.
3	GPIOD	RO	0x1	GPIO Port D Present When set, indicates that GPIO Port D is present.
2	GPIOC	RO	0x1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	0x1	GPIO Port B Present When set, indicates that GPIO Port B is present.

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	RO	0x1	GPIO Port A Present
				When set, indicates that GPIO Port A is present.

Register 8: Device Capabilities 5 (DC5), offset 0x020


This register is predefined by the part and can be used to verify PWM features. If any bit is clear in this register, the module is not present.

Important: The PWM Peripheral Properties (PWMPP) register should be used to determine what pins and features are available on PWM modules. However, to support legacy software, this register is available. A read of this register correctly identifies if a legacy pin or feature is present. Software must use the PWMPP register to determine if a pin or feature that is not supported by the DCn registers is present.

Device Capabilities 5 (DC5)

Base 0x400F.E000 Offset 0x020

Type RO, reset 0x0F30.00FF



Bit/Field	Name	Туре	Reset	Description
31:28	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	PWMFAULT3	RO	0x1	PWM Fault 3 Pin Present When set, indicates that the PWM Fault 3 pin is present.
26	PWMFAULT2	RO	0x1	PWM Fault 2 Pin Present When set, indicates that the PWM Fault 2 pin is present.
25	PWMFAULT1	RO	0x1	PWM Fault 1 Pin Present When set, indicates that the PWM Fault 1 pin is present.
24	PWMFAULT0	RO	0x1	PWM Fault 0 Pin Present When set, indicates that the PWM Fault 0 pin is present.
23:22	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21	PWMEFLT	RO	0x1	PWM Extended Fault Active When set, indicates that the PWM Extended Fault feature is active.
20	PWMESYNC	RO	0x1	PWM Extended SYNC Active When set, indicates that the PWM Extended SYNC feature is active.
19:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7	PWM7	RO	0x1	PWM7 Pin Present When set, indicates that the PWM pin 7 is present.
6	PWM6	RO	0x1	PWM6 Pin Present When set, indicates that the PWM pin 6 is present.
5	PWM5	RO	0x1	PWM5 Pin Present When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	0x1	PWM4 Pin Present When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	0x1	PWM3 Pin Present When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	0x1	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	0x1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	0x1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.


Register 9: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Important: The USB Peripheral Properties (USBPP) register should be used to determine what features are available on the USB module. However, to support legacy software, this register is available. A read of this register correctly identifies if a legacy feature is present. Software must use the USBPP register to determine if a pin or feature that is not supported by the **DCn** registers is present.

Device Capabilities 6 (DC6)

Base 0x400F.E000 Offset 0x024 Type RO, reset 0x0000.0013



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	USB0PHY	RO	0x1	USB Module 0 PHY Present When set, indicates that the USB module 0 PHY is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	USB0	RO	0x3	USB Module 0 Present

This field indicates that USB module 0 is present and specifies its capability.

sysValue Description

0x0

USB0 is not present.

DEVICE 0x1

USB0 is Device Only.

0x2 HOST

USB0 is Device or Host.

OTG 0x3

USB0 is OTG.

Register 10: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify μDMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Channels can have multiple assignments, see "Channel Assignments" on page 612 for more information.

Device Capabilities 7 (DC7)

Base 0x400F.E000

Offset 0x028
Type RO, reset 0xFFFF.FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
Type	-	RO														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	-	0x1	DMA Channel 31 When set, indicates μDMA channel 31 is available.
30	DMACH30	RO	0x1	DMA Channel 30 When set, indicates μDMA channel 30 is available.
29	DMACH29	RO	0x1	DMA Channel 29 When set, indicates μDMA channel 29 is available.
28	DMACH28	RO	0x1	DMA Channel 28 When set, indicates μDMA channel 28 is available.
27	DMACH27	RO	0x1	DMA Channel 27 When set, indicates µDMA channel 27 is available.
26	DMACH26	RO	0x1	DMA Channel 26 When set, indicates µDMA channel 26 is available.
25	DMACH25	RO	0x1	DMA Channel 25 When set, indicates µDMA channel 25 is available.
24	DMACH24	RO	0x1	DMA Channel 24 When set, indicates µDMA channel 24 is available.
23	DMACH23	RO	0x1	DMA Channel 23 When set, indicates µDMA channel 23 is available.
22	DMACH22	RO	0x1	DMA Channel 22 When set, indicates µDMA channel 22 is available.
21	DMACH21	RO	0x1	DMA Channel 21 When set, indicates μDMA channel 21 is available.

Bit/Field	Name	Туре	Reset	Description
20	DMACH20	RO	0x1	DMA Channel 20 When set, indicates µDMA channel 20 is available.
19	DMACH19	RO	0x1	DMA Channel 19 When set, indicates µDMA channel 19 is available.
18	DMACH18	RO	0x1	DMA Channel 18 When set, indicates µDMA channel 18 is available.
17	DMACH17	RO	0x1	DMA Channel 17 When set, indicates µDMA channel 17 is available.
16	DMACH16	RO	0x1	DMA Channel 16 When set, indicates µDMA channel 16 is available.
15	DMACH15	RO	0x1	DMA Channel 15 When set, indicates μDMA channel 15 is available.
14	DMACH14	RO	0x1	DMA Channel 14 When set, indicates μDMA channel 14 is available.
13	DMACH13	RO	0x1	DMA Channel 13 When set, indicates µDMA channel 13 is available.
12	DMACH12	RO	0x1	DMA Channel 12 When set, indicates µDMA channel 12 is available.
11	DMACH11	RO	0x1	DMA Channel 11 When set, indicates µDMA channel 11 is available.
10	DMACH10	RO	0x1	DMA Channel 10 When set, indicates µDMA channel 10 is available.
9	DMACH9	RO	0x1	DMA Channel 9 When set, indicates μDMA channel 9 is available.
8	DMACH8	RO	0x1	DMA Channel 8 When set, indicates µDMA channel 8 is available.
7	DMACH7	RO	0x1	DMA Channel 7 When set, indicates μDMA channel 7 is available.
6	DMACH6	RO	0x1	DMA Channel 6 When set, indicates μDMA channel 6 is available.
5	DMACH5	RO	0x1	DMA Channel 5 When set, indicates μDMA channel 5 is available.
4	DMACH4	RO	0x1	DMA Channel 4 When set, indicates μDMA channel 4 is available.
3	DMACH3	RO	0x1	DMA Channel 3 When set, indicates µDMA channel 3 is available.

Bit/Field	Name	Type	Reset	Description
2	DMACH2	RO	0x1	DMA Channel 2 When set, indicates µDMA channel 2 is available.
1	DMACH1	RO	0x1	DMA Channel 1 When set, indicates µDMA channel 1 is available.
0	DMACH0	RO	0x1	DMA Channel 0 When set, indicates µDMA channel 0 is available.

Register 11: Device Capabilities 8 (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Important: The ADC Peripheral Properties (ADCPP) register should be used to determine how many input channels are available on the ADC module. However, to support legacy software, the DC8 register is available. A read of this register correctly identifies if legacy channels are present but software must use the ADCPP register to determine if a channel is present that is not supported by the **DCn** registers.

Device Capabilities 8 (DC8)

Base 0x400F.E000 Offset 0x02C Type RO, reset 0xFFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Docot	- 1	1	1	- 1	- 1	1	- 1	- 1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	ADC1AIN15	RO	0x1	ADC Module 1 AIN15 Pin Present When set, indicates that ADC module 1 input pin 15 is present.
30	ADC1AIN14	RO	0x1	ADC Module 1 AIN14 Pin Present When set, indicates that ADC module 1 input pin 14 is present.
29	ADC1AIN13	RO	0x1	ADC Module 1 AIN13 Pin Present When set, indicates that ADC module 1 input pin 13 is present.
28	ADC1AIN12	RO	0x1	ADC Module 1 AIN12 Pin Present When set, indicates that ADC module 1 input pin 12 is present.
27	ADC1AIN11	RO	0x1	ADC Module 1 AIN11 Pin Present When set, indicates that ADC module 1 input pin 11 is present.
26	ADC1AIN10	RO	0x1	ADC Module 1 AIN10 Pin Present When set, indicates that ADC module 1 input pin 10 is present.
25	ADC1AIN9	RO	0x1	ADC Module 1 AIN9 Pin Present When set, indicates that ADC module 1 input pin 9 is present.
24	ADC1AIN8	RO	0x1	ADC Module 1 AIN8 Pin Present When set, indicates that ADC module 1 input pin 8 is present.
23	ADC1AIN7	RO	0x1	ADC Module 1 AIN7 Pin Present When set, indicates that ADC module 1 input pin 7 is present.
22	ADC1AIN6	RO	0x1	ADC Module 1 AIN6 Pin Present When set, indicates that ADC module 1 input pin 6 is present.

Bit/Field	Name	Туре	Reset	Description
21	ADC1AIN5	RO	0x1	ADC Module 1 AIN5 Pin Present When set, indicates that ADC module 1 input pin 5 is present.
20	ADC1AIN4	RO	0x1	ADC Module 1 AIN4 Pin Present When set, indicates that ADC module 1 input pin 4 is present.
19	ADC1AIN3	RO	0x1	ADC Module 1 AIN3 Pin Present When set, indicates that ADC module 1 input pin 3 is present.
18	ADC1AIN2	RO	0x1	ADC Module 1 AIN2 Pin Present When set, indicates that ADC module 1 input pin 2 is present.
17	ADC1AIN1	RO	0x1	ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present.
16	ADC1AIN0	RO	0x1	ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present.
15	ADC0AIN15	RO	0x1	ADC Module 0 AIN15 Pin Present When set, indicates that ADC module 0 input pin 15 is present.
14	ADC0AIN14	RO	0x1	ADC Module 0 AIN14 Pin Present When set, indicates that ADC module 0 input pin 14 is present.
13	ADC0AIN13	RO	0x1	ADC Module 0 AIN13 Pin Present When set, indicates that ADC module 0 input pin 13 is present.
12	ADC0AIN12	RO	0x1	ADC Module 0 AIN12 Pin Present When set, indicates that ADC module 0 input pin 12 is present.
11	ADC0AIN11	RO	0x1	ADC Module 0 AIN11 Pin Present When set, indicates that ADC module 0 input pin 11 is present.
10	ADC0AIN10	RO	0x1	ADC Module 0 AIN10 Pin Present When set, indicates that ADC module 0 input pin 10 is present.
9	ADC0AIN9	RO	0x1	ADC Module 0 AIN9 Pin Present When set, indicates that ADC module 0 input pin 9 is present.
8	ADC0AIN8	RO	0x1	ADC Module 0 AIN8 Pin Present When set, indicates that ADC module 0 input pin 8 is present.
7	ADC0AIN7	RO	0x1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
6	ADC0AIN6	RO	0x1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
5	ADC0AIN5	RO	0x1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
4	ADC0AIN4	RO	0x1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.

Bit/Field	Name	Туре	Reset	Description
3	ADC0AIN3	RO	0x1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
2	ADC0AIN2	RO	0x1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
1	ADC0AIN1	RO	0x1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
0	ADC0AIN0	RO	0x1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.


Register 12: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIOR	R/W	0	BOR Interrupt or Reset
				Value Description
				0 A Brown Out Event causes an interrupt to be generated to the interrupt controller.
				1 A Brown Out Event causes a reset of the microcontroller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Register 13: Software Reset Control 0 (SRCR0), offset 0x040


This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

Important: The peripheral-specific Software Reset registers (such as SRWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this legacy register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Reset Control
				When this bit is set, Watchdog Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Reset Control
				When this bit is set, CAN module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
24	CAN0	RO	0x0	CAN0 Reset Control
				When this bit is set, CAN module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Reset Control When this bit is set, PWM module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Reset Control When this bit is set, ADC module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	ADC0	RO	0x0	ADC0 Reset Control When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x0	HIB Reset Control When this bit is set, the Hibernation module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	RO	0x0	WDT0 Reset Control When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Important: The peripheral-specific Software Reset registers (such as SRTIMER) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as TIMER0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

> Note that the Software Reset Analog Comparator (SRACMP) register has only one bit to set the analog comparator module. Resetting the module resets all the blocks. If any of the COMPn bits are set, the entire analog comparator module is reset. It is not possible to reset the blocks individually.


Software Reset Control 1 (SRCR1)

Name

Base 0x400F.E000 Offset 0x044

Rit/Field

Type RO, reset 0x0000.0000



Reset

DIVI ICIU	INAILIE	Type	Nesei	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x0	Analog Comp 2 Reset Control
				When this bit is set, Analog Comparator module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
25	COMP1	RO	0x0	Analog Comp 1 Reset Control
				When this bit is set, Analog Comparator module 1 is reset. All internal

data is lost and the registers are returned to their reset states. This bit

must be manually cleared after being set.

Description

November 08, 2011 267

Bit/Field	Name	Туре	Reset	Description
24	COMP0	RO	0x0	Analog Comp 0 Reset Control When this bit is set, Analog Comparator module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Reset Control Timer 3 Reset Control. When this bit is set, General-Purpose Timer module 3 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
18	TIMER2	RO	0x0	Timer 2 Reset Control When this bit is set, General-Purpose Timer module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
17	TIMER1	RO	0x0	Timer 1 Reset Control When this bit is set, General-Purpose Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	TIMER0	RO	0x0	Timer 0 Reset Control When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Reset Control When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	0x0	I2C0 Reset Control When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Reset Control When this bit is set, QEI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
8	QEI0	RO	0x0	QEI0 Reset Control When this bit is set, QEI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Reset Control When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	SSI0	RO	0x0	SSI0 Reset Control When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Reset Control When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	UART1	RO	0x0	UART1 Reset Control When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	UART0	RO	0x0	UART0 Reset Control When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Register 15: Software Reset Control 2 (SRCR2), offset 0x048


This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Important: The peripheral-specific Software Reset registers (such as SRDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Software Reset Control 2 (SRCR2)

Base 0x400F.E000 Offset 0x048

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Reset Control
				When this bit is set, USB module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Reset Control
				When this bit is set, uDMA module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
8	GPIOJ	RO	0x0	Port J Reset Control When this bit is set, Port J module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7	GPIOH	RO	0x0	Port H Reset Control When this bit is set, Port H module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
6	GPIOG	RO	0x0	Port G Reset Control When this bit is set, Port G module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5	GPIOF	RO	0x0	Port F Reset Control When this bit is set, Port F module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	GPIOE	RO	0x0	Port E Reset Control When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	GPIOD	RO	0x0	Port D Reset Control When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2	GPIOC	RO	0x0	Port C Reset Control When this bit is set, Port C module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	GPIOB	RO	0x0	Port B Reset Control When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	GPIOA	RO	0x0	Port A Reset Control When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Register 16: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the **Interrupt Mask Control (IMC)** register is set. Writing a 1 to the corresponding bit in the **Masked Interrupt Status and Clear (MISC)** register clears an interrupt status bit.

Raw Interrupt Status (RIS)

Base 0x400F.E000


6

PLLLRIS

RO

0

Offset 0x050 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPRIS	RO	0	MOSC Power Up Raw Interrupt Status
				Value Description
				Sufficient time has passed for the MOSC to reach the expected frequency. The value for this power-up time is indicated by $T_{ ext{MOSC_START}}$.
				O Sufficient time has not passed for the MOSC to reach the expected frequency.
				This bit is cleared by writing a 1 to the MOSCPUPMIS bit in the MISC register.
7	USBPLLLRIS	RO	0	USB PLL Lock Raw Interrupt Status
				Value Description
				The USB PLL timer has reached T _{READY} indicating that sufficient time has passed for the USB PLL to lock.
				0 The USB PLL timer has not reached T _{READY} .
				This bit is cleared by writing a 1 to the <code>USBPLLLMIS</code> bit in the MISC register.

Value Description

PLL Lock Raw Interrupt Status

- 1 The PLL timer has reached T_{READY} indicating that sufficient time has passed for the PLL to lock.
- 0 The PLL timer has not reached T_{READY}.

This bit is cleared by writing a 1 to the PLLLMIS bit in the MISC register.

Bit/Field	Name	Туре	Reset	Description
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MOFRIS	RO	0	Main Oscillator Failure Raw Interrupt Status
				Value Description
				The MOSCIM bit in the MOSCCTL register is set and the main oscillator has failed.
				0 The main oscillator has not failed.
				This bit is cleared by writing a 1 to the MOFMIS bit in the MISC register.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				Value Description
				1 A brown-out condition is currently active.
				0 A brown-out condition is not currently active.
				Note the BORIOR bit in the PBORCTL register must be cleared to cause an interrupt due to a Brown Out Event.
				This bit is cleared by writing a 1 to the BORMIS bit in the MISC register.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 17: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the **Raw Interrupt Status (RIS)** register, is sent to the interrupt controller if the corresponding bit in this register is set.

Interrupt Mask Control (IMC)

Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPIM	R/W	0	MOSC Power Up Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the MOSCPUPRIS bit in the RIS register is set.
				O The MOSCPUPRIS interrupt is suppressed and not sent to the interrupt controller.
7	USBPLLLIM	R/W	0	USB PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the USBPLLLRIS bit in the RIS register is set.
				O The USBPLLLRIS interrupt is suppressed and not sent to the interrupt controller.
6	PLLLIM	R/W	0	PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PLLLRIS bit in the RIS register is set.
				O The PLLLRIS interrupt is suppressed and not sent to the interrupt controller.
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	MOFIM	RO	0	Main Oscillator Failure Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the MOFRIS bit in the RIS register is set.
				O The MOFRIS interrupt is suppressed and not sent to the interrupt controller.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BORRIS bit in the RIS register is set.
				O The BORRIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 18: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the Raw Interrupt Status (RIS) register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the RIS register (see page 272).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPMIS	R/W1C	0	MOSC Power Up Masked Interrupt Status

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the MOSC PLL

Writing a 1 to this bit clears it and also the MOSCPUPRIS bit in the RIS register.

0 When read, a 0 indicates that sufficient time has not passed for the MOSC PLL to lock.

A write of 0 has no effect on the state of this bit.

USB PLL Lock Masked Interrupt Status 7 **USBPLLLMIS** R/W1C 0

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the USB PLL

Writing a 1 to this bit clears it and also the USBPLLLRIS bit in the RIS register.

0 When read, a 0 indicates that sufficient time has not passed for the USB PLL to lock.

A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock.
				Writing a 1 to this bit clears it and also the PLLLRIS bit in the RIS register.
				When read, a 0 indicates that sufficient time has not passed for the PLL to lock.
				A write of 0 has no effect on the state of this bit.
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MOFMIS	RO	0	Main Oscillator Failure Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because the main oscillator failed.
				Writing a 1 to this bit clears it and also the MOFRIS bit in the RIS register.
				0 When read, a 0 indicates that the main oscillator has not failed.
				A write of 0 has no effect on the state of this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition.
				Writing a 1 to this bit clears it and also the BORRIS bit in the RIS register.
				When read, a 0 indicates that a brown-out condition has not occurred.
				A write of 0 has no effect on the state of this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

November 08, 2011 277

Register 19: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the **RESC** register are cleared.

Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -

16

1


5

MOSCFAIL

WDT1

R/W

R/W



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Value Description

MOSC Failure Reset

- When read, this bit indicates that the MOSC circuit was enabled for clock validation and failed while the MOSCIM bit in the MOSCCTL register is clear, generating a reset event.
- When read, this bit indicates that a MOSC failure has not generated a reset since the previous power-on reset.
 Writing a 0 to this bit clears it.

15:6	reserved	RO	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be
			preserved across a read-modify-write operation.

Value Description

Watchdog Timer 1 Reset

- When read, this bit indicates that Watchdog Timer 1 timed out and generated a reset.
- When read, this bit indicates that Watchdog Timer 1 has not generated a reset since the previous power-on reset.
 Writing a 0 to this bit clears it.

Bit/Field	Name	Туре	Reset	Description
4	SW	R/W	-	Software Reset
				Value Description
				When read, this bit indicates that a software reset has caused a reset event.
				When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
3	WDT0	R/W	-	Watchdog Timer 0 Reset
				Value Description
				When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset.
				When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
2	BOR	R/W	-	Brown-Out Reset
				Value Description
				When read, this bit indicates that a brown-out reset has caused a reset event.
				When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
1	POR	R/W	-	Power-On Reset
				Value Description
				When read, this bit indicates that a power-on reset has caused a reset event.
				When read, this bit indicates that a power-on reset has not generated a reset.
				Writing a 0 to this bit clears it.
0	EXT	R/W	-	External Reset
				Value Description
				1 When read, this bit indicates that an external reset (RST assertion) has caused a reset event.
				When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset.
				Writing a 0 to this bit clears it.

Register 20: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.


Important: Write the **RCC** register prior to writing the **RCC2** register. If a subsequent write to the **RCC** register is required, include another register access after writing the **RCC** register and before writing the **RCC2** register.

The USEPWMDIV and PWMDIV fields in the **PWM Peripheral Configuration (PWMPC)** register should be used to control the PWM clock. To support legacy software, the USEPWMDIV and PWMDIV fields in this register are available. A write to these legacy fields also writes the corresponding fields in the **PWMPC** register. If these fields are changed by writing to this register, they can be read back correctly with a read of this register. If software uses the **PWMPC** register to configure the PWM clock, the PWM clock operates as specified, but the value of USEPWMDIV and PWMDIV fields in this register are not modified.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x078E.3D51



Bit/Field	Name	Type	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	ACG	R/W	0	Auto Clock Gating

This bit ansaifies whather

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the microcontroller enters a Sleep or Deep-Sleep mode (respectively).

Value Description

- 1 The SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the microcontroller is in a sleep mode. The SCGCn and DCGCn registers allow unused peripherals to consume less power when the microcontroller is in a sleep mode.
- The Run-Mode Clock Gating Control (RCGCn) registers are used when the microcontroller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). See Table 5-4 on page 224 for bit encodings.
				If the SYSDIV value is less than MINSYSDIV (see page 242), and the PLL is being used, then the MINSYSDIV value is used as the divisor.
				If the PLL is not being used, the SYSDIV value can be less than MINSYSDIV.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Value Description
				The system clock divider is the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
				If the USERCC2 bit in the RCC2 register is set, then the SYSDIV2 field in the RCC2 register is used as the system clock divider rather than the SYSDIV field in this register.
				0 The system clock is used undivided.
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor
				Value Description
				1 The PWM clock divider is the source for the PWM clock.
				0 The system clock is the source for the PWM clock.
				Note that when the PWM divisor is used, it is applied to the clock for both PWM modules.
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The rising edge of this clock is synchronous with the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)

Bit/Field	Name	Type	Reset	Description
16:14	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				Value Description
				1 The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit.
				0 The PLL is operating normally.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Value Description
				1 The system clock is derived from the OSC source and divided

- The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV.
- O The system clock is the PLL output clock divided by the divisor specified by SYSDIV.

See Table 5-4 on page 224 for programming guidelines.

Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Bit/Field	Name	Type	Reset	Description
10.6	XTAI	R/W	0x15	Crystal Value

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.

Frequencies that may be used with the USB interface are indicated in the table. To function within the clocking requirements of the USB specification, a crystal of 5, 6, 8, 10, 12, or 16 MHz must be used.

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
0x00-0x5	reser	ved
0x06	4 MHz	reserved
0x07	4.096 MHz	reserved
0x08	4.9152 MHz	reserved
0x09	5 MHz	(USB)
0x0A	5.12 [MHz
0x0B	6 MHz	(USB)
0x0C	6.144	MHz
0x0D	7.3728	MHz
0x0E	8 MHz	(USB)
0x0F	8.192	MHz
0x10	10.0 MHz	z (USB)
0x11	12.0 MHz	z (USB)
0x12	12.288	MHz
0x13	13.56	MHz
0x14	14.3181	8 MHz
0x15	16.0 MHz (rese	t value)(USB)
0x16	16.384	MHz
0x17	18.0 MHz	z (USB)
0x18	20.0 MHz	z (USB)
0x19	24.0 MHz	z (USB)
0x1A	25.0 MHz	z (USB)

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x1	Oscillator Source Selects the input source for the OSC. The values are:
				Value Input Source 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator (default) 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator
3:2	reserved	RO	0x0	For additional oscillator sources, see the RCC2 register. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Precision Internal Oscillator Disable Value Description 1 The precision internal oscillator (PIOSC) is disabled. 0 The precision internal oscillator is enabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable Value Description 1 The main oscillator is disabled (default). 0 The main oscillator is enabled.

Register 21: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C


This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced High-Performance Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 10-6 on page 686).

Important: Ports K-N and P-Q are only available on the AHB bus, and therefore the corresponding bits reset to 1. If one of these bits is cleared, the corresponding port is disabled. If any of these ports is in use, read-modify-write operations should be used to change the value of this register so that these ports remain enabled.

GPIO High-Performance Bus Control (GPIOHBCTL)

Base 0x400F.E000 Offset 0x06C

Type R/W, reset 0x0000.7E00



Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	PORTQ	R/W	1	Port Q Advanced High-Performance Bus This bit defines the memory aperture for Port Q. Value Description 1 Advanced High-Performance Bus (AHB) 0 Port Q is disabled.
13	PORTP	R/W	1	Port P Advanced High-Performance Bus This bit defines the memory aperture for Port P.

Value Description

- 1 Advanced High-Performance Bus (AHB)
- 0 Port P is disabled.

Bit/Field	Name	Туре	Reset	Description
12	PORTN	R/W	1	Port N Advanced High-Performance Bus This bit defines the memory aperture for Port N
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Port N is disabled.
11	PORTM	R/W	1	Port M Advanced High-Performance Bus This bit defines the memory aperture for Port M. Value Description
				 Advanced High-Performance Bus (AHB) Port M is disabled.
10	PORTL	R/W	1	Port L Advanced High-Performance Bus This bit defines the memory aperture for Port L.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Port L is disabled.
9	PORTK	R/W	1	Port K Advanced High-Performance Bus This bit defines the memory aperture for Port K.
				Value Description
				 Advanced High-Performance Bus (AHB) Port K is disabled.
8	PORTJ	R/W	0	Port J Advanced High-Performance Bus This bit defines the memory aperture for Port J.
				Value Description 1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
7	PORTH	R/W	0	Port H Advanced High-Performance Bus This bit defines the memory aperture for Port H.
				Value Description 1 Advanced High-Performance Bus (AHB)
				O Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Туре	Reset	Description
6	PORTG	R/W	0	Port G Advanced High-Performance Bus This bit defines the memory aperture for Port G.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
5	PORTF	R/W	0	Port F Advanced High-Performance Bus This bit defines the memory aperture for Port F.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
4	PORTE	R/W	0	Port E Advanced High-Performance Bus This bit defines the memory aperture for Port E.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
3	PORTD	R/W	0	Port D Advanced High-Performance Bus This bit defines the memory aperture for Port D.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
2	PORTC	R/W	0	Port C Advanced High-Performance Bus This bit defines the memory aperture for Port C.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
1	PORTB	R/W	0	Port B Advanced High-Performance Bus This bit defines the memory aperture for Port B.
				Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Type	Reset	Description
0	PORTA	R/W	0	Port A Advanced High-Performance Bus This bit defines the memory aperture for Port A.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Register 22: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields, as shown in Table 5-8, when the USERCC2 bit is set, allowing the extended capabilities of the RCC2 register to be used while also providing a means to be backward-compatible to previous parts. Each RCC2 field that supersedes an RCC field is located at the same LSB bit position; however, some RCC2 fields are larger than the corresponding RCC field.

Table 5-8. RCC2 Fields that Override RCC Fields


RCC2 Field	Overrides RCC Field
SYSDIV2, bits[28:23]	SYSDIV, bits[26:23]
PWRDN2, bit[13]	PWRDN, bit[13]
BYPASS2, bit[11]	BYPASS, bit[11]
OSCSRC2, bits[6:4]	oscsrc, bits[5:4]

Important: Write the **RCC** register prior to writing the **RCC2** register. If a subsequent write to the **RCC** register is required, include another register access after writing the **RCC** register and before writing the **RCC2** register.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x07C0.6810



Bit/Field	Name	Type	Reset	Description
31	USERCC2	R/W	0	Use RCC2
				Value Description
				1 The RCC2 register fields override the RCC register
				The RCC register fields are used, and the fields in ignored.

30 DIV400 R/W 0 Divide PLL as 400 MHz vs. 200 MHz

This bit, along with the ${\tt SYSDIV2LSB}$ bit, allows additional frequency choices.

ter fields. n **RCC2** are

Value Description

- Append the SYSDIV2LSB bit to the SYSDIV2 field to create a 7 bit divisor using the 400 MHz PLL output, see Table 5-6 on page 225.
- 0 Use SYSDIV2 as is and apply to 200 MHz predivided PLL output. See Table 5-5 on page 225 for programming guidelines.

Bit/Field	Name	Туре	Reset	Description
29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:23	SYSDIV2	R/W	0x0F	System Clock Divisor 2
				Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS2 bit is configured). SYSDIV2 is used for the divisor when both the USESYSDIV bit in the RCC register and the USERCC2 bit in this register are set. See Table 5-5 on page 225 for programming guidelines.
22	SYSDIV2LSB	R/W	1	Additional LSB for SYSDIV2
				When DIV400 is set, this bit becomes the LSB of SYSDIV2. If DIV400 is clear, this bit is not used. See Table 5-5 on page 225 for programming guidelines.
				This bit can only be set or cleared when DIV400 is set.
21:15	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	USBPWRDN	R/W	1	Power-Down USB PLL
				Value Description
				1 The USB PLL is powered down.
				0 The USB PLL operates normally.
13	PWRDN2	R/W	1	Power-Down PLL 2
				Value Description
				1 The PLL is powered down.
				0 The PLL operates normally.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS2	R/W	1	PLL Bypass 2
				Value Description
				The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV2.
				The system clock is the PLL output clock divided by the divisor specified by SYSDIV2.
				See Table 5-5 on page 225 for programming guidelines.
				Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field Name Type Reset Description 6:4 OSCSRC2 R/W 0x1 Oscillator Source 2 Selects the input source for the OSC. The values are: Value Description 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
Selects the input source for the OSC. The values are: Value Description 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator	Bit/Field	Name	Туре	Reset	Description
0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator	6:4	OSCSRC2	R/W	0x1	
Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator					Value Description
Ox1 PIOSC Precision internal oscillator Ox2 PIOSC/4 Precision internal oscillator / 4 Ox3 30 kHz 30-kHz internal oscillator Ox4-0x6 Reserved Ox7 32.768 kHz 32.768-kHz external oscillator					0x0 MOSC
Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator					Main oscillator
0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator					0x1 PIOSC
Precision internal oscillator / 4 0x3					Precision internal oscillator
0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					0x2 PIOSC/4
30-kHz internal oscillator 0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					Precision internal oscillator / 4
0x4-0x6 Reserved 0x7 32.768 kHz 32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					0x3 30 kHz
0x7 32.768 kHz 32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					30-kHz internal oscillator
32.768-kHz external oscillator 3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					0x4-0x6 Reserved
3:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be					0x7 32.768 kHz
compatibility with future products, the value of a reserved bit should be					32.768-kHz external oscillator
	3:0	reserved	RO	0x0	compatibility with future products, the value of a reserved bit should be

Register 23: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides control over the features of the main oscillator, including the ability to enable the MOSC clock verification circuit, what action to take when the MOSC fails, and whether or not a crystal is connected. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler or generates an interrupt.


Main Oscillator Control (MOSCCTL)

Name

Base 0x400F.E000 Offset 0x07C

Bit/Field

Type R/W, reset 0x0000.0000



31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	NOXTAL	R/W	0	No Crystal Connected

Description

Value Description

- 1 This bit should be set when a crystal or external oscillator is not connected to the OSC0 and OSC1 inputs to reduce power consumption.
- This bit should be cleared when a crystal or oscillator is connected to the OSC0 and OSC1 inputs, regardless of whether or not the MOSC is used or powered down.

1	MOSCIM	R/W	0	MOSC Failure Action
				Value Description

Type

Reset

- 1 If the MOSC fails, an interrupt is generated as indicated by the MOFRIS bit in the **RIS** register..
- 0 If the MOSC fails, a MOSC failure reset is generated and reboots to the NMI handler.

Regardless of the action taken, if the MOSC fails, the oscillator source is switched to the PIOSC automatically.

0 CVAL R/W 0 Clock Validation for MOSC

Value Description

- 1 The MOSC monitor circuit is enabled.
- 0 The MOSC monitor circuit is disabled.

Register 24: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100


This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.

Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

> Likewise, the ADC Peripheral Configuration (ADCPC) register should be used to configure the ADC sample rate. However, to support legacy software, the MAXADCnSPD fields are available. A write to these legacy fields also writes the corresponding field in the peripheral-specific register. If a field is changed by writing to this register, it can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support rates that are not available in this register. If software uses a peripheral-specific register to set the ADC rate, the write causes proper operation, but the value of that field is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100 Type RO, reset 0x0000.0040



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	MAXADC1SPD	RO	0x0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	RO	0x0	ADC0 Sample Speed
				This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCOSPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	RO	0x0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 25: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.

Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCTIMER) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved		 	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	erved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field 31:27		Nam reserv		Ty R	pe O	Reset 0	Soft		ould not	•				•	
	26		СОМ	P2	R	0	0x0	Ana This mod uncl	log Com bit cont lule rece ocked a	parator 2 rols the dives a clind disab generate	2 Clock (clock gat ock and led. If the	Gating ing for a function e module	nalog co s. Othen	omparato	module	is

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	RO	0x0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	0x0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 26: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108


This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.

Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the μDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


Register 27: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as SCGCWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110 Type RO, reset 0x0000.0040



Bit/Field	Name	Type	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Clock Gating Control

This bit controls the clock gating for Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	WDT0	RO	0x0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

November 08, 2011 305

Register 28: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as **SCGCTIMER**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x0	Analog Comparator 2 Clock Gating

This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	RO	0x0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	0x0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


Register 29: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as SCGCDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	LISBO	RO	0×0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled.
				If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


Register 30: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0). offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCWD**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120 Type RO, reset 0x0000.0040



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Clock Gating Control

This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	WDT0	RO	0x0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 31: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1). offset 0x124


This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCTIMER**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x0	Analog Comparator 2 Clock Gating

This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control
	-	-	-	This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	RO	0x0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	0x0	UARTO Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 32: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.


Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCDMA**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Dit/Eiold

Type RO, reset 0x0000.0000



DII/FIEIU	Name	туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 33: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.


Deep Sleep Clock Configuration (DSLPCLKCFG)

Name

Base 0x400F.E000 Offset 0x144

Bit/Field

Type R/W, reset 0x0780.0000



31:29 reserved RO 0x0 Software should not rely on the value of a re compatibility with future products, the value preserved across a read-modify-write opera	of a reserved bit should be
--	-----------------------------

Description

28:23 DSDIVORIDE R/W 0x0F Divider Field Override

Type

Reset

If Deep-Sleep mode is enabled when the PLL is running, the PLL is disabled. This 6-bit field contains a system divider field that overrides the SYSDIV field in the RCC register or the SYSDIV2 field in the RCC2 register during Deep Sleep. This divider is applied to the source selected by the DSOSCSRC field.

Value Description
0x0 /1
0x1 /2
0x2 /3
0x3 /4
... ...
0x3F /64

22:7 reserved RO 0x000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Bit/Field	Name	Туре	Reset	Description
6:4	DSOSCSRC	R/W	0x0	Clock Source Specifies the clock source during Deep-Sleep mode.
				Value Description 0x0 MOSC Use the main oscillator as the source.
				Note: If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode.
				0x1 PIOSC
				Use the precision internal 16-MHz oscillator as the source.
				0x2 Reserved
				0x3 30 kHz
				Use the 30-kHz internal oscillator as the source.
				0x4-0x6 Reserved
				0x7 32.768 kHz
				Use the Hibernation module 32.768-kHz external oscillator as the source.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 34: System Properties (SYSPROP), offset 0x14C

This register provides information on whether certain System Control properties are present on the microcontroller.

System Properties (SYSPROP)

Base 0x400F.E000 Offset 0x14C Type RO, reset 0x0000.1D31



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0xE98	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FPU	RO	0x1	FPU Present

This bit indicates if the FPU is present in the Cortex-M4 core.

Value Description

0 FPU is not present.

FPU is present.

Register 35: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

Турс	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UTEN				ľ		1		reserved							
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
. 10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı		rese	rved			CAL	UPDATE	reserved				UT			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Тур	oe	Reset	Des	cription							
	31		UTE	N	R/	W	0	Use	User Tr	im Value						
								Valı	ue Desc	ription						
								1		rim value operation	_	6:0] of this	s registe	r are used	d for any	update
								0	The f	actory ca	libration	value is	used for	an updat	e trim op	eration.
	30:10		reser\	/ed	R	0	0x0000	com	patibility		ıre prodi	ucts, the	value of	erved bit a reserv on.		
	9		CAI	_	R/	W	0	Star	t Calibra	ition						
								Vali	ue Desc	ription						
								1	PIOS is act over	CSTAT i	egister. PIOSC previou	The resu after the s update	lting trim calibrati	Results value fro on compl eration w	m the op letes. Th	peration le result
								0	No a	ction.						
								This	bit is au	ito-cleare	ed after i	t is set.				
	8		UPDA	ΤE	R/	W	0	Upd	ate Trim							
								Valu	ue Desc	ription						
								1		ates the l				EUT bit of EN.	or the DT	bit in
								0	No a	ction.						
								This	bit is au	ito-cleare	ed after t	he upda	te.			
	7		reserv	/ed	R	0	0	com	patibility		ıre prodi	ucts, the	value of	erved bit a reserv on.		


Bit/Field	Name	Туре	Reset	Description
6:0	UT	R/W	0x0	User Trim Value User trim value that can be loaded into the PIOSC. Refer to "Main PLL Frequency Configuration" on page 226 for more information on calibrating the PIOSC.

Register 36: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154

This register provides the user information on the PIOSC calibration. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Statistics (PIOSCSTAT)

Base 0x400F.E000 Offset 0x154 Type RO, reset 0x0000.0040



Bit/Field	Name	Type	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:16	DT	RO	-	Default Trim Value
				This field contains the default trim value. This value is loaded into the PIOSC after every full power-up.
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	RESULT	RO	0	Calibration Result
				Value Description
				0x0 Calibration has not been attempted.
				0x1 The last calibration operation completed to meet 1% accuracy.
				0x2 The last calibration operation failed to meet 1% accuracy.
				0x3 Reserved
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	СТ	RO	0x40	Calibration Trim Value
				This field contains the trim value from the last calibration operation. After

factory calibration \mathtt{CT} and \mathtt{DT} are the same.

Register 37: PLL Frequency 0 (PLLFREQ0), offset 0x160

This register always contains the current M value presented to the system PLL.

The PLL frequency can be calculated using the following equation:


MDIV = MINT + (MFRAC / 1024)

The Q and N values are shown in the **PLLFREQ1** register. Table 25-10 on page 1415 shows the M, Q, and N values as well as the resulting PLL frequency for the various XTAL configurations.

PLL Frequency 0 (PLLFREQ0)

Base 0x400F.E000

Offset 0x160 Type RO, reset 0x0000.0032



Bit/Field	Name	Type	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:10	MFRAC	RO	0x32	PLL M Fractional Value This field contains the integer value of the PLL M value.
9:0	MINT	RO	0x00	PLL M Integer Value This field contains the integer value of the PLL M value

Register 38: PLL Frequency 1 (PLLFREQ1), offset 0x164


This register always contains the current Q and N values presented to the system PLL.

The M value is shown in the **PLLFREQ0** register. Table 25-10 on page 1415 shows the M, Q, and N values as well as the resulting PLL frequency for the various XTAL configurations.

PLL Frequency 1 (PLLFREQ1)

Base 0x400F.E000 Offset 0x164

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:8	Q	RO	0x0	PLL Q Value This field contains the PLL Q value.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	N	RO	0x1	PLL N Value This field contains the PLL N value.

Register 39: PLL Status (PLLSTAT), offset 0x168

This register shows the direct status of the PLL lock.

PLL Status (PLLSTAT)

Base 0x400F.E000 Offset 0x168 Type RO, reset 0x0000.0000

RO

RO

RO

RO

RO

RO

RO

Туре



RO

Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LOCK	RO	0x0	PLL Lock

Value Description

RO

RO

- 1 The PLL powered and locked.
- 0 The PLL is unpowered or is not yet locked.

RO

RO

RO

RO

RO

RO

Register 40: Device Capabilities 9 (DC9), offset 0x190


This register is predefined by the part and can be used to verify ADC digital comparator features.

Important: The ADC Peripheral Properties (ADCPP) register should be used to determine how many digital comparators are available on the ADC module. However, to support legacy software, this register is available. A read of this register correctly identifies if legacy comparators are present. Software must use the ADCPP register to determine if a comparator that is not supported by the DCn registers is present.

Device Capabilities 9 (DC9)

Base 0x400F.E000 Offset 0x190

Type RO, reset 0x00FF.00FF



Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ADC1DC7	RO	0x1	ADC1 DC7 Present When set, indicates that ADC module 1 Digital Comparator 7 is present.
22	ADC1DC6	RO	0x1	ADC1 DC6 Present When set, indicates that ADC module 1 Digital Comparator 6 is present.
21	ADC1DC5	RO	0x1	ADC1 DC5 Present When set, indicates that ADC module 1 Digital Comparator 5 is present.
20	ADC1DC4	RO	0x1	ADC1 DC4 Present When set, indicates that ADC module 1 Digital Comparator 4 is present.
19	ADC1DC3	RO	0x1	ADC1 DC3 Present When set, indicates that ADC module 1 Digital Comparator 3 is present.
18	ADC1DC2	RO	0x1	ADC1 DC2 Present When set, indicates that ADC module 1 Digital Comparator 2 is present.
17	ADC1DC1	RO	0x1	ADC1 DC1 Present When set, indicates that ADC module 1 Digital Comparator 1 is present.
16	ADC1DC0	RO	0x1	ADC1 DC0 Present When set, indicates that ADC module 1 Digital Comparator 0 is present.
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7	ADC0DC7	RO	0x1	ADC0 DC7 Present When set, indicates that ADC module 0 Digital Comparator 7 is present.
6	ADC0DC6	RO	0x1	ADC0 DC6 Present When set, indicates that ADC module 0 Digital Comparator 6 is present.
5	ADC0DC5	RO	0x1	ADC0 DC5 Present When set, indicates that ADC module 0 Digital Comparator 5 is present.
4	ADC0DC4	RO	0x1	ADC0 DC4 Present When set, indicates that ADC module 0 Digital Comparator 4 is present.
3	ADC0DC3	RO	0x1	ADC0 DC3 Present When set, indicates that ADC module 0 Digital Comparator 3 is present.
2	ADC0DC2	RO	0x1	ADC0 DC2 Present When set, indicates that ADC module 0 Digital Comparator 2 is present.
1	ADC0DC1	RO	0x1	ADC0 DC1 Present When set, indicates that ADC module 0 Digital Comparator 1 is present.
0	ADC0DC0	RO	0x1	ADC0 DC0 Present When set, indicates that ADC module 0 Digital Comparator 0 is present.

Register 41: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0


This register is predefined by the part and can be used to verify features.

Important: The ROM Third-Party Software (ROMSWMAP) register should be used to determine the presence of third-party software in the on-chip ROM on this microcontroller. However, to support legacy software, a read of the TPSW bit in this register correctly identifies the presence of legacy third-party software. Software should use the ROMSWMAP register for software that is not on legacy devices.

Non-Volatile Memory Information (NVMSTAT)

Base 0x400F.E000

Offset 0x1A0 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FWB	RO	0x1	32 Word Flash Write Buffer Available

When set, indicates that the 32 word Flash memory write buffer feature is available.


Register 42: Watchdog Timer Peripheral Present (PPWD), offset 0x300

The **PPWD** register provides software information regarding the watchdog modules.

Important: This register should be used to determine which watchdog timers are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if a legacy module is present.

Watchdog Timer Peripheral Present (PPWD)

Base 0x400F.E000 Offset 0x300 Type RO, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	Watchdog Timer 1 Present
				Value Description 1 Watchdog module 1 is present. 0 Watchdog module 1 is not present.
				Videolog module 1 to hot present.
0	P0	RO	0x1	Watchdog Timer 0 Present
				Value Description

- Watchdog module 0 is present. 1
- 0 Watchdog module 0 is not present.

Register 43: 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304


The **PPTIMER** register provides software information regarding the 16/32-bit general-purpose timer modules.

Important: This register should be used to determine which timers are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if a legacy module is present. Software must use this register to determine if a module that is not supported by the DC2 register is present.

16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER)

Base 0x400F.E000

Offset 0x304 Type RO, reset 0x0000.003F



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	RO	0x1	16/32-Bit General-Purpose Timer 5 Present
				Value Description
				1 16/32-bit general-purpose timer module 5 is present.
				0 16/32-bit general-purpose timer module 6 is not present.
4	P4	RO	0x1	16/32-Bit General-Purpose Timer 4 Present
				Value Description
				1 16/32-bit general-purpose timer module 4 is present.
				0 16/32-bit general-purpose timer module 4 is not present.
3	P3	RO	0x1	16/32-Bit General-Purpose Timer 3 Present
				Value Description
				1 16/32-bit general-purpose timer module 3 is present.

0

16/32-bit general-purpose timer module 3 is not present.

Bit/Field	Name	Туре	Reset	Description
2	P2	RO	0x1	16/32-Bit General-Purpose Timer 2 Present
				Value Description 1 16/32-bit general-purpose timer module 2 is present. 0 16/32-bit general-purpose timer module 2 is not present.
1	P1	RO	0x1	 16/32-Bit General-Purpose Timer 1 Present Value Description 1 16/32-bit general-purpose timer module 1 is present. 0 16/32-bit general-purpose timer module 1 is not present.
0	P0	RO	0x1	 16/32-Bit General-Purpose Timer 0 Present Value Description 16/32-bit general-purpose timer module 0 is present. 16/32-bit general-purpose timer module 0 is not present.

Register 44: General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308


The **PPGPIO** register provides software information regarding the general-purpose input/output modules.

Important: This register should be used to determine which GPIO ports are implemented on this microcontroller. However, to support legacy software, the DC4 register is available. A read of the DC4 register correctly identifies if a legacy module is present. Software must use this register to determine if a module that is not supported by the DC4 register is present.

General-Purpose Input/Output Peripheral Present (PPGPIO)

Base 0x400F.E000

Offset 0x308 Type RO, reset 0x0000.7FFF



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	P14	RO	0x1	GPIO Port Q Present
				Value Description
				1 GPIO Port Q is present.
				0 GPIO Port Q is not present.
13	P13	RO	0x1	GPIO Port P Present
				Value Description
				1 GPIO Port P is present.
				0 GPIO Port P is not present.
12	P12	RO	0x1	GPIO Port N Present
				Value Description 1 GPIO Port N is present.
				. C. 10 . Off It to produit.

0

GPIO Port N is not present.

Bit/Field	Name	Туре	Reset	Description
11	P11	RO	0x1	GPIO Port M Present
				Value Description 1 GPIO Port M is present. 0 GPIO Port M is not present.
10	P10	RO	0x1	GPIO Port L Present
				Value Description GPIO Port L is present. GPIO Port L is not present.
9	P9	RO	0x1	GPIO Port K Present
				Value Description 1 GPIO Port K is present. 0 GPIO Port K is not present.
8	P8	RO	0x1	GPIO Port J Present
				Value Description 1 GPIO Port J is present. 0 GPIO Port J is not present.
7	P7	RO	0x1	GPIO Port H Present
				Value Description GPIO Port H is present. GPIO Port H is not present.
6	P6	RO	0x1	GPIO Port G Present
				Value Description 1 GPIO Port G is present. 0 GPIO Port G is not present.
5	P5	RO	0x1	GPIO Port F Present
				Value Description 1 GPIO Port F is present. 0 GPIO Port F is not present.

Bit/Field	Name	Туре	Reset	Description
4	P4	RO	0x1	GPIO Port E Present
				Value Description 1 GPIO Port E is present. 0 GPIO Port E is not present.
3	P3	RO	0x1	GPIO Port D Present
				Value Description 1 GPIO Port D is present. 0 GPIO Port D is not present.
2	P2	RO	0x1	GPIO Port C Present
				Value Description
				 GPIO Port C is present. GPIO Port C is not present.
				Contract of the processing
1	P1	RO	0x1	GPIO Port B Present
				Value Description
				1 GPIO Port B is present.
				0 GPIO Port B is not present.
0	P0	RO	0x1	GPIO Port A Present
				Value Description
				1 GPIO Port A is present.
				0 GPIO Port A is not present.

Register 45: Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C


The **PPDMA** register provides software information regarding the µDMA module.

Important: This register should be used to determine if the μ DMA module is implemented on this microcontroller. However, to support legacy software, the **DC7** register is available. A read of the **DC7** register correctly identifies if the μ DMA module is present.

Micro Direct Memory Access Peripheral Present (PPDMA)

Base 0x400F.E000 Offset 0x30C

Type RO, reset 0x0000.0001



Bit/Field	name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	μDMA Module Present

Value Description

1 μDMA module is present.

0 μ DMA module is not present.


Register 46: Hibernation Peripheral Present (PPHIB), offset 0x314

The PPHIB register provides software information regarding the Hibernation module.

Important: This register should be used to determine if the Hibernation module is implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if the Hibernation module is present.

Hibernation Peripheral Present (PPHIB)

Base 0x400F.E000 Offset 0x314 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	Hibernation Module Present

- 1 Hibernation module is present.
- 0 Hibernation module is not present.

Register 47: Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset 0x318


The **PPUART** register provides software information regarding the UART modules.

Important: This register should be used to determine which UART modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the **DC2** register correctly identifies if a legacy UART module is present. Software must use this register to determine if a module that is not supported by the **DC2** register is present.

Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART)

Base 0x400F.E000

Offset 0x318
Type RO, reset 0x0000.00FF



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	P7	RO	0x1	UART Module 7 Present
				Value Description
				1 UART module 7 is present.
				0 UART module 7 is not present.
6	P6	RO	0x1	UART Module 6 Present
				Value Description
				1 UART module 6 is present.
				0 UART module 6 is not present.
5	P5	RO	0x1	UART Module 5 Present
				Value Description
				1 UART module 5 is present.

0

UART module 5 is not present.

Bit/Field	Name	Туре	Reset	Description
4	P4	RO	0x1	UART Module 4 Present
				Value Description 1 UART module 4 is present. 0 UART module 4 is not present.
3	P3	RO	0x1	UART Module 3 Present
				Value Description 1 UART module 3 is present. 0 UART module 3 is not present.
2	P2	RO	0x1	UART Module 2 Present
				Value Description 1 UART module 2 is present. 0 UART module 2 is not present.
1	P1	RO	0x1	UART Module 1 Present
				Value Description 1 UART module 1 is present. 0 UART module 1 is not present.
0	P0	RO	0x1	UART Module 0 Present
				Value Description 1 UART module 0 is present. 0 UART module 0 is not present.

Register 48: Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C


The **PPSSI** register provides software information regarding the SSI modules.

Important: This register should be used to determine which SSI modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if a legacy SSI module is present. Software must use this register to determine if a module that is not supported by the DC2 register is present.

Synchronous Serial Interface Peripheral Present (PPSSI)

Base 0x400F.E000

Offset 0x31C Type RO, reset 0x0000.000F



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	P3	RO	0x1	SSI Module 3 Present
				Value Description
				1 SSI module 3 is present.
				0 SSI module 3 is not present.
2	P2	RO	0x1	SSI Module 2 Present
				Value Description
				1 SSI module 2 is present.
				0 SSI module 2 is not present.
1	P1	RO	0x1	SSI Module 1 Present
				Value Description
				1 SSI module 1 is present.

0

SSI module 1 is not present.

Bit/Field	Name	Type	Reset	Description
0	P0	RO	0x1	SSI Module 0 Present
				Value Description
				1 SSI module 0 is present.
				0 SSI module 0 is not present.

Register 49: Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320


The **PPI2C** register provides software information regarding the I²C modules.

Important: This register should be used to determine which I²C modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the **DC2** register correctly identifies if a legacy I²C module is present. Software must use this register to determine if a module that is not supported by the DC2 register is present.

Inter-Integrated Circuit Peripheral Present (PPI2C)

Base 0x400F.E000 Offset 0x320

Type RO, reset 0x0000.003F



Bit/Field	Name	Туре	Reset	Description	
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
5	P5	RO	0x1	I ² C Module 5 Present	
				Value Description	
				1 I ² C module 5 is present.	
				0 I ² C module 5 is not present.	
4	P4	RO	0x1	I ² C Module 4 Present	
				Value Description	
				1 I ² C module 4 is present.	
				0 I ² C module 4 is not present.	
3	P3	RO	0x1	I ² C Module 3 Present	
				Value Description	
				1 I ² C module 3 is present.	

- I²C module 3 is present.
- 0 I²C module 3 is not present.

Bit/Field	Name	Туре	Reset	Description
2	P2	RO	0x1	I ² C Module 2 Present
				Value Description 1 I ² C module 2 is present. 0 I ² C module 2 is not present.
1	P1	RO	0x1	I ² C Module 1 Present
				Value Description
				1 I ² C module 1 is present.
				0 I ² C module 1 is not present.
0	P0	RO	0x1	I ² C Module 0 Present
				Value Description
				1 I ² C module 0 is present.
				0 I ² C module 0 is not present.


Register 50: Universal Serial Bus Peripheral Present (PPUSB), offset 0x328

The **PPUSB** register provides software information regarding the USB module.

Important: This register should be used to determine if the USB module is implemented on this microcontroller. However, to support legacy software, the DC6 register is available. A read of the DC6 register correctly identifies if the USB module is present.

Universal Serial Bus Peripheral Present (PPUSB)

Base 0x400F.E000 Offset 0x328 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	USB Module Present

- 1 USB module is present.
- 0 USB module is not present.


Register 51: Controller Area Network Peripheral Present (PPCAN), offset 0x334

The **PPCAN** register provides software information regarding the CAN modules.

Important: This register should be used to determine which CAN modules are implemented on this microcontroller. However, to support legacy software, the **DC1** register is available. A read of the **DC1** register correctly identifies if a legacy CAN module is present.

Controller Area Network Peripheral Present (PPCAN)

Base 0x400F.E000 Offset 0x334 Type RO, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	CAN Module 1 Present
				Value Description
				1 CAN module 1 is present.
				0 CAN module 1 is not present.
0	P0	RO	0x1	CAN Module 0 Present
				Value Description

Value Description

CAN module 0 is present.

0 CAN module 0 is not present.

Register 52: Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338


The **PPADC** register provides software information regarding the ADC modules.

Important: This register should be used to determine which ADC modules are implemented on this microcontroller. However, to support legacy software, the **DC1** register is available. A read of the **DC1** register correctly identifies if a legacy ADC module is present.

Analog-to-Digital Converter Peripheral Present (PPADC)

Base 0x400F.E000 Offset 0x338

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	ADC Module 1 Present
				Value Description
				1 ADC module 1 is present.
				0 ADC module 1 is not present.
0	P0	RO	0x1	ADC Module 0 Present

- 1 ADC module 0 is present.
- 0 ADC module 0 is not present.

Register 53: Analog Comparator Peripheral Present (PPACMP), offset 0x33C

The **PPACMP** register provides software information regarding the analog comparator module.


Important: This register should be used to determine if the analog comparator module is implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if the analog comparator module is present.

Note that the **Analog Comparator Peripheral Properties (ACMPPP)** register indicates how many analog comparator blocks are included in the module.

Analog Comparator Peripheral Present (PPACMP)

Base 0x400F.E000 Offset 0x33C

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	Analog Comparator Module Present

- Analog comparator module is present.
- O Analog comparator module is not present.


Register 54: Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340

The PPPWM register provides software information regarding the PWM modules.

Important: This register should be used to determine which PWM modules are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if the legacy PWM module is present. Software must use this register to determine if a module that is not supported by the DC1 register is present.

Pulse Width Modulator Peripheral Present (PPPWM)

Base 0x400F.E000 Offset 0x340 Type RO, reset 0x0000.0003



Name	Type	Reset	Description
reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
P1	RO	0x1	PWM Module 1 Present
			Value Description 1 PWM module 1 is present. 0 PWM module 1 is not present.
P0	RO	0x1	PWM Module 0 Present
	reserved P1	reserved RO P1 RO	reserved RO 0 P1 RO 0x1

- 1 PWM module 0 is present.
- 0 PWM module 0 is not present.

Register 55: Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344


The **PPQEI** register provides software information regarding the QEI modules.

Important: This register should be used to determine which QEI modules are implemented on this microcontroller. However, to support legacy software, the **DC2** register is available. A read of the **DC2** register correctly identifies if a legacy QEI module is present.

Quadrature Encoder Interface Peripheral Present (PPQEI)

Base 0x400F.E000 Offset 0x344

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	QEI Module 1 Present
				Value Description
				1 QEI module 1 is present.
				0 QEI module 1 is not present.
0	P0	RO	0x1	QEI Module 0 Present

- 1 QEI module 0 is present.
- 0 QEI module 0 is not present.


Register 56: EEPROM Peripheral Present (PPEEPROM), offset 0x358

The **PPEEPROM** register provides software information regarding the EEPROM module.

EEPROM Peripheral Present (PPEEPROM)

Base 0x400F.E000 Offset 0x358

Type RO, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	EEPROM Module Present

- 1 EEPROM module is present.
- 0 EEPROM module is not present.

Register 57: 32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C


The **PPWTIMER** register provides software information regarding the 32/64-bit wide general-purpose timer modules.

32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER)

Base 0x400F.E000

Offset 0x35C

Type RO, reset 0x0000.003F



Bit/Field	Name	Туре	Reset	Description
1	P1	RO	0x1	32/64-Bit Wide General-Purpose Timer 1 Present
				Value Description
				1 32/64-bit wide general-purpose timer module 1 is present.
				0 32/64-bit wide general-purpose timer module 1 is not present.
0	P0	RO	0x1	32/64-Bit Wide General-Purpose Timer 0 Present
				Value Description
				1 32/64-bit wide general-purpose timer module 0 is present.
				0 32/64-bit wide general-purpose timer module 0 is not present.

Register 58: Watchdog Timer Software Reset (SRWD), offset 0x500

The **SRWD** register provides software the capability to reset the available watchdog modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRWD register. While the SRWD bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRWD** bit.


There may be latency from the clearing of the **SRWD** bit to when the peripheral is ready for use. Software can check the corresponding **PRWD** bit to be sure.

Important: This register should be used to reset the watchdog modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Software Reset (SRWD)

Base 0x400F.E000 Offset 0x500

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/M/	0	Watchdog Timer 1 Software Reset

- 1 Watchdog module 1 is reset.
- 0 Watchdog module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description
0	R0	R/W	0	Watchdog Timer 0 Software Reset
				Value Description 1 Watchdog module 0 is reset.
				0 Watchdog module 0 is not reset.

Register 59: 16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504

The **SRTIMER** register provides software the capability to reset the available 16/32-bit timer modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SRTIMER** register. While the **SRTIMER** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRTIMER** bit.

There may be latency from the clearing of the **SRTIMER** bit to when the peripheral is ready for use. Software can check the corresponding **PRTIMER** bit to be sure.

Important: This register should be used to reset the timer modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as Timer 1), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Software Reset (SRTIMER)

Base 0x400F.E000 Offset 0x504 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Software Reset

- 1 16/32-bit general-purpose timer module 5 is reset.
- 0 16/32-bit general-purpose timer module 5 is not reset.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Software Reset
				Value Description 1 16/32-bit general-purpose timer module 4 is reset. 0 16/32-bit general-purpose timer module 4 is not reset.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Software Reset
				Value Description 1 16/32-bit general-purpose timer module 3 is reset. 0 16/32-bit general-purpose timer module 3 is not reset.
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Software Reset Value Description
				 16/32-bit general-purpose timer module 2 is reset. 16/32-bit general-purpose timer module 2 is not reset.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Software Reset
				Value Description 1 16/32-bit general-purpose timer module 1 is reset. 0 16/32-bit general-purpose timer module 1 is not reset.
0	R0	R/W	0	 16/32-Bit General-Purpose Timer 0 Software Reset Value Description 16/32-bit general-purpose timer module 0 is reset. 16/32-bit general-purpose timer module 0 is not reset.

November 08, 2011 361

Register 60: General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508

The **SRGPIO** register provides software the capability to reset the available GPIO modules. This register provides the same capability as the legacy Software Reset Control n SRCRn registers specifically for the GPIO modules and has the same bit polarity as the corresponding SRCRn bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the SRGPIO register. While the SRGPIO bit is 1, the peripheral is held in reset.
- Software completes the reset process by clearing the **SRGPIO** bit.

There may be latency from the clearing of the **SRGPIO** bit to when the peripheral is ready for use. Software can check the corresponding **PRGPIO** bit to be sure.


Important: This register should be used to reset the GPIO modules. To support legacy software, the SRCR2 register is available. Setting a bit in the SRCR2 register also resets the corresponding module. Any bits that are changed by writing to the SRCR2 register can be read back correctly when reading the SRCR2 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Software Reset (SRGPIO)

Base 0x400F.E000 Offset 0x508

Dit/Eiold

Type R/W, reset 0x0000.0000



Divrieiu	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	GPIO Port Q Software Reset

Description

- GPIO Port Q is reset. 1
- 0 GPIO Port Q is not reset.

Bit/Field	Name	Туре	Reset	Description
13	R13	R/W	0	GPIO Port P Software Reset
				Value Description
				1 GPIO Port P is reset.
				0 GPIO Port P is not reset.
12	R12	R/W	0	GPIO Port N Software Reset
				Value Description
				1 GPIO Port N is reset.
				0 GPIO Port N is not reset.
11	R11	R/W	0	GPIO Port M Software Reset
				Value Description
				1 GPIO Port M is reset.
				0 GPIO Port M is not reset.
10	R10	R/W	0	GPIO Port L Software Reset
				Value Description
				1 GPIO Port L is reset.
				0 GPIO Port L is not reset.
9	R9	R/W	0	GPIO Port K Software Reset
				Value Description
				1 GPIO Port K is reset.
				0 GPIO Port K is not reset.
8	R8	R/W	0	GPIO Port J Software Reset
				Value Description
				1 GPIO Port J is reset.
				0 GPIO Port J is not reset.
7	R7	R/W	0	GPIO Port H Software Reset
				Value Description
				1 GPIO Port H is reset.
				0 GPIO Port H is not reset.

November 08, 2011 363

Bit/Field	Name	Туре	Reset	Description
6	R6	R/W	0	GPIO Port G Software Reset
				Value Description
				1 GPIO Port G is reset.
				0 GPIO Port G is not reset.
5	R5	R/W	0	GPIO Port F Software Reset
				Value Description
				1 GPIO Port F is reset.
				0 GPIO Port F is not reset.
4	R4	R/W	0	GPIO Port E Software Reset
				Value Description
				1 GPIO Port E is reset.
				0 GPIO Port E is not reset.
3	R3	R/W	0	GPIO Port D Software Reset
				Value Description
				1 GPIO Port D is reset.
				0 GPIO Port D is not reset.
2	R2	R/W	0	GPIO Port C Software Reset
				Value Description
				1 GPIO Port C is reset.
				0 GPIO Port C is not reset.
1	R1	R/W	0	GPIO Port B Software Reset
				Value Description
				1 GPIO Port B is reset.
				0 GPIO Port B is not reset.
0	R0	R/W	0	GPIO Port A Software Reset
				Value Description
				1 GPIO Port A is reset.
				0 GPIO Port A is not reset.

Register 61: Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C

The **SRDMA** register provides software the capability to reset the available μ DMA module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the μ DMA module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRDMA** register. While the **SRDMA** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRDMA** bit.


There may be latency from the clearing of the **SRDMA** bit to when the peripheral is ready for use. Software can check the corresponding **PRDMA** bit to be sure.

Important: This register should be used to reset the μDMA module. To support legacy software, the SRCR2 register is available. Setting the UDMA bit in the SRCR2 register also resets the μDMA module. If the UDMA bit is set by writing to the SRCR2 register, it can be read back correctly when reading the SRCR2 register. If software uses this register to reset the μDMA module, the write causes proper operation, but the value of the UDMA bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Software Reset (SRDMA)

Base 0x400F.E000 Offset 0x50C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	μDMA Module Software Reset

- 1 μDMA module is reset.
- 0 µDMA module is not reset.

Register 62: Hibernation Software Reset (SRHIB), offset 0x514

The **SRHIB** register provides software the capability to reset the available Hibernation module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the Hibernation module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRHIB register. While the SRHIB bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRHIB** bit.


There may be latency from the clearing of the **SRHIB** bit to when the peripheral is ready for use. Software can check the corresponding **PRHIB** bit to be sure.

Important: This register should be used to reset the Hibernation module. To support legacy software, the SRCR0 register is available. Setting the HIB bit in the SRCR0 register also resets the Hibernation module. If the HIB bit is set by writing to the SRCR0 register, it can be read back correctly when reading the SRCR0 register. If software uses this register to reset the Hibernation module, the write causes proper operation, but the value of the HIB bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Software Reset (SRHIB)

Base 0x400F.E000 Offset 0x514

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Hibernation Module Software Reset

- 1 Hibernation module is reset.
- 0 Hibernation module is not reset.

Register 63: Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518

The **SRUART** register provides software the capability to reset the available UART modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the UART modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRUART** register. While the **SRUART** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRUART bit.


There may be latency from the clearing of the **SRUART** bit to when the peripheral is ready for use. Software can check the corresponding **PRUART** bit to be sure.

Important: This register should be used to reset the UART modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Software Reset (SRUART)

Base 0x400F.E000 Offset 0x518

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Software Reset

- 1 UART module 7 is reset.
- 0 UART module 7 is not reset.

Bit/Field	Name	Type	Reset	Description
6	R6	R/W	0	UART Module 6 Software Reset
				Value Description
				1 UART module 6 is reset.
				0 UART module 6 is not reset.
5	R5	R/W	0	UART Module 5 Software Reset
				Value Description
				1 UART module 5 is reset.
				0 UART module 5 is not reset.
4	R4	R/W	0	UART Module 4 Software Reset
				Value Description
				1 UART module 4 is reset.
				0 UART module 4 is not reset.
3	R3	R/W	0	UART Module 3 Software Reset
				Value Description
				1 UART module 3 is reset.
				0 UART module 3 is not reset.
2	R2	R/W	0	UART Module 2 Software Reset
				Value Description
				 UART module 2 is reset.
				0 UART module 2 is not reset.
1	R1	R/W	0	UART Module 1 Software Reset
				Value Description
				1 UART module 1 is reset.
				0 UART module 1 is not reset.
0	R0	R/W	0	UART Module 0 Software Reset
				Value Description
				1 UART module 0 is reset.
				0 UART module 0 is not reset.

Register 64: Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C

The **SRSSI** register provides software the capability to reset the available SSI modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the SSI modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRSSI** register. While the **SRSSI** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRSSI bit.


There may be latency from the clearing of the **SRSSI** bit to when the peripheral is ready for use. Software can check the corresponding **PRSSI** bit to be sure.

Important: This register should be used to reset the SSI modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Software Reset (SRSSI)

Base 0x400F.E000 Offset 0x51C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Software Reset

- 1 SSI module 3 is reset.
- 0 SSI module 3 is not reset.

Bit/Field	Name	Type	Reset	Description
2	R2	R/W	0	SSI Module 2 Software Reset
				Value Description SSI module 2 is reset. SSI module 2 is not reset.
1	R1	R/W	0	SSI Module 1 Software Reset
				Value Description
				1 SSI module 1 is reset.
				0 SSI module 1 is not reset.
0	R0	R/W	0	SSI Module 0 Software Reset
				Value Description
				1 SSI module 0 is reset.
				0 SSI module 0 is not reset.

Register 65: Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520

The **SRI2C** register provides software the capability to reset the available I²C modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the I²C modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRI2C** register. While the **SRI2C** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRI2C bit.


There may be latency from the clearing of the **SRI2C** bit to when the peripheral is ready for use. Software can check the corresponding **PRI2C** bit to be sure.

Important: This register should be used to reset the I²C modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as I2C0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Software Reset (SRI2C)

Base 0x400F.E000 Offset 0x520

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	I ² C Module 5 Software Reset

- 1 I²C module 5 is reset.
- 0 I²C module 5 is not reset

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	I ² C Module 4 Software Reset
				Value Description 1 I ² C module 4 is reset. 0 I ² C module 4 is not reset.
3	R3	R/W	0	I ² C Module 3 Software Reset
				Value Description
				1 I ² C module 3 is reset.
				0 I ² C module 3 is not reset.
2	R2	R/W	0	I ² C Module 2 Software Reset
				Value Description
				1 I ² C module 2 is reset.
				0 I ² C module 2 is not reset.
1	R1	R/W	0	I ² C Module 1 Software Reset
				Value Description
				1 I ² C module 1 is reset.
				0 I ² C module 1 is not reset.
0	R0	R/W	0	I ² C Module 0 Software Reset
				Value Description
				1 I ² C module 0 is reset.
				0 I ² C module 0 is not reset.

Register 66: Universal Serial Bus Software Reset (SRUSB), offset 0x528

The **SRUSB** register provides software the capability to reset the available USB module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the USB module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRUSB register. While the SRUSB bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRUSB bit.


There may be latency from the clearing of the **SRUSB** bit to when the peripheral is ready for use. Software can check the corresponding **PRUSB** bit to be sure.

Important: This register should be used to reset the USB module. To support legacy software, the SRCR2 register is available. Setting the USB0 bit in the SRCR2 register also resets the USB module. If the USB0 bit is set by writing to the SRCR2 register, it can be read back correctly when reading the SRCR2 register. If software uses this register to reset the USB module, the write causes proper operation, but the value of the USB0 bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Software Reset (SRUSB)

Base 0x400F.E000 Offset 0x528

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Software Reset

- 1 USB module is reset.
- 0 USB module is not reset.

Register 67: Controller Area Network Software Reset (SRCAN), offset 0x534

The **SRCAN** register provides software the capability to reset the available CAN modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the CAN modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRCAN register. While the SRCAN bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRCAN bit.


There may be latency from the clearing of the **SRCAN** bit to when the peripheral is ready for use. Software can check the corresponding **PRCAN** bit to be sure.

Important: This register should be used to reset the CAN modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Software Reset (SRCAN)

Base 0x400F.E000 Offset 0x534

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Software Reset

- 1 CAN module 1 is reset.
- 0 CAN module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description
0	R0	R/W	0	CAN Module 0 Software Reset
				Value Description
				1 CAN module 0 is reset.
				0 CAN module 0 is not reset.

Register 68: Analog-to-Digital Converter Software Reset (SRADC), offset 0x538

The **SRADC** register provides software the capability to reset the available ADC modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the ADC modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRADC register. While the SRADC bit is 1, the peripheral is held in reset.
- Software completes the reset process by clearing the SRADC bit.


There may be latency from the clearing of the **SRADC** bit to when the peripheral is ready for use. Software can check the corresponding **PRADC** bit to be sure.

Important: This register should be used to reset the ADC modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Software Reset (SRADC)

Base 0x400F.E000 Offset 0x538

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Software Reset

- 1 ADC module 1 is reset.
- 0 ADC module 1 is not reset.

Bit/Field	Name	Type	Reset	Description
0	R0	R/W	0	ADC Module 0 Software Reset
				Value Description
				1 ADC module 0 is reset.
				0 ADC module 0 is not reset.

November 08, 2011 377

Register 69: Analog Comparator Software Reset (SRACMP), offset 0x53C

The **SRACMP** register provides software the capability to reset the available analog comparator module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the analog comparator module and has the same bit polarity as the corresponding **SRCRn** bits.

A block is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRACMP register. While the SRACMP bit is 1, the module
 is held in reset.
- 2. Software completes the reset process by clearing the **SRACMP** bit.


There may be latency from the clearing of the **SRACMP** bit to when the module is ready for use. Software can check the corresponding **PRACMP** bit to be sure.

Important: This register should be used to reset the analog comparator module. To support legacy software, the SRCR1 register is available. Setting any of the COMPn bits in the SRCR0 register also resets the analog comparator module. If any of the COMPn bits are set by writing to the SRCR1 register, it can be read back correctly when reading the SRCR0 register. If software uses this register to reset the analog comparator module, the write causes proper operation, but the value of R0 is not reflected by the COMPn bits in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Software Reset (SRACMP)

Base 0x400F.E000 Offset 0x53C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Software Reset

- 1 Analog comparator module is reset.
- 0 Analog comparator module is not reset.

Register 70: Pulse Width Modulator Software Reset (SRPWM), offset 0x540

The **SRPWM** register provides software the capability to reset the available PWM modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the PWM modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRPWM** register. While the **SRPWM** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRPWM** bit.


There may be latency from the clearing of the **SRPWM** bit to when the peripheral is ready for use. Software can check the corresponding **PRPWM** bit to be sure.

Important: This register should be used to reset the PWM modules. To support legacy software, the SRCR0 register is available. Setting the PWM bit in the SRCR0 register also resets the PWM0 module. If the PWM bit is changed by writing to the SRCR0 register, it can be read back correctly when reading the SRCR0 register. Software must use this register to reset PWM1, which is not present in the legacy registers. If software uses this register to reset PWM0, the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Pulse Width Modulator Software Reset (SRPWM)

Base 0x400F.E000 Offset 0x540

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	PWM Module 1 Software Reset

- 1 PWM module 1 is reset.
- 0 PWM module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description
0	R0	0 R/W 0		PWM Module 0 Software Reset
				Value Description
				1 PWM module 0 is reset.
				0 PWM module 0 is not reset.

Register 71: Quadrature Encoder Interface Software Reset (SRQEI), offset 0x544

The **SRQEI** register provides software the capability to reset the available QEI modules. This register provides the same capability as the legacy Software Reset Control n SRCRn registers specifically for the QEI modules and has the same bit polarity as the corresponding SRCRn bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRQEI** register. While the **SRQEI** bit is 1, the peripheral is held in reset.
- Software completes the reset process by clearing the **SRQEI** bit.


There may be latency from the clearing of the **SRQEI** bit to when the peripheral is ready for use. Software can check the corresponding **PRQEI** bit to be sure.

Important: This register should be used to reset the QEI modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. If software uses this register to reset a legacy peripheral (such as QEI0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Quadrature Encoder Interface Software Reset (SRQEI)

Base 0x400F.E000

Offset 0x544 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	QEI Module 1 Software Reset

- 1 QEI module 1 is reset.
- 0 QEI module 1 is not reset.

Bit/Field	Name	Type	Reset	Description
0	R0	R/W	0	QEI Module 0 Software Reset
				Value Description
				1 QEI module 0 is reset.
				0 QEI module 0 is not reset.

Register 72: EEPROM Software Reset (SREEPROM), offset 0x558

The **SREEPROM** register provides software the capability to reset the available EEPROM module.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SREEPROM** register. While the **SREEPROM** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SREEPROM** bit.

There may be latency from the clearing of the **SREEPROM** bit to when the peripheral is ready for use. Software can check the corresponding **PREEPROM** bit to be sure.

EEPROM Software Reset (SREEPROM)

Base 0x400F.E000 Offset 0x558

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	FEPROM Module Software Reset

- 1 EEPROM module is reset.
- 0 EEPROM module is not reset.

Register 73: 32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER), offset 0x55C

The **SRWTIMER** register provides software the capability to reset the available 32/64-bit wide timer modules.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRWTIMER** register. While the **SRWTIMER** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRWTIMER** bit.

There may be latency from the clearing of the **SRWTIMER** bit to when the peripheral is ready for use. Software can check the corresponding **PRWTIMER** bit to be sure.

32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER)

Base 0x400F.E000 Offset 0x55C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved									R5	R4	R3	R2	R1	R0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 5 is reset.
				0 32/64-bit wide general-purpose timer module 5 is not reset.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 4 is reset.
				0 32/64-bit wide general-purpose timer module 4 is not reset.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 3 is reset.
				0 32/64-bit wide general-purpose timer module 3 is not reset.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 2 is reset.
				0 32/64-bit wide general-purpose timer module 2 is not reset.
1	R1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 1 is reset.
				0 32/64-bit wide general-purpose timer module 1 is not reset.
0	R0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 0 is reset.
				0 32/64-bit wide general-purpose timer module 0 is not reset.

Register 74: Watchdog Timer Run Mode Clock Gating Control (RCGCWD), offset 0x600


The **RCGCWD** register provides software the capability to enable and disable watchdog modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Run Mode Clock Gating Control (RCGCWD)

Base 0x400F.E000 Offset 0x600

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	Watchdog Timer 1 Run Mode Clock Gating Control Value Description Enable and provide a clock to Watchdog module 1 in Run mode. Watchdog module 1 is disabled.
0	R0	R/W	0	Watchdog Timer 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to Watchdog module 0 in Run mode.
- 0 Watchdog module 0 is disabled.


Register 75: 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER), offset 0x604


The **RCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the timer modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER)

Base 0x400F.E000 Offset 0x604





Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control

- 1 Enable and provide a clock to 16/32-bit general-purpose timer module 5 in Run mode.
- 0 16/32-bit general-purpose timer module 5 is disabled.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in Run mode.
				0 16/32-bit general-purpose timer module 4 is disabled.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 3 in Run mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 2 in Run mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 1 in Run mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	R0	R/W	0	16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 0 in Run mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

Register 76: General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608


The **RCGCGPIO** register provides software the capability to enable and disable GPIO modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the RCGC2 register is available. A write to the RCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC2 register can be read back correctly with a read of the RCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the RCGC2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)

Base 0x400F.E000 Offset 0x608

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	 GPIO Port Q Run Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port Q in Run mode. 0 GPIO Port Q is disabled.
13	R13	R/W	0	GPIO Port P Run Mode Clock Gating Control Value Description

1

Enable and provide a clock to GPIO Port P in Run mode.

GPIO Port P is disabled.

Bit/Field	Name	Туре	Reset	Description
12	R12	R/W	0	GPIO Port N Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port N in Run mode. 0 GPIO Port N is disabled.
11	R11	R/W	0	GPIO Port M Run Mode Clock Gating Control Value Description
				 Enable and provide a clock to GPIO Port M in Run mode. GPIO Port M is disabled.
10	R10	R/W	0	GPIO Port L Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port L in Run mode. 0 GPIO Port L is disabled.
9	R9	R/W	0	GPIO Port K Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port K in Run mode. 0 GPIO Port K is disabled.
8	R8	R/W	0	GPIO Port J Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to GPIO Port J in Run mode.GPIO Port J is disabled.
7	R7	R/W	0	GPIO Port H Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to GPIO Port H in Run mode.GPIO Port H is disabled.
6	R6	R/W	0	GPIO Port G Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to GPIO Port G in Run mode.GPIO Port G is disabled.

Bit/Field	Name	Туре	Reset	Description
5	R5	R/W	0	GPIO Port F Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port F in Run mode. 0 GPIO Port F is disabled.
4	R4	R/W	0	GPIO Port E Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port E in Run mode. 0 GPIO Port E is disabled.
3	R3	R/W	0	GPIO Port D Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port D in Run mode. 0 GPIO Port D is disabled.
2	R2	R/W	0	GPIO Port C Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port C in Run mode. 0 GPIO Port C is disabled.
1	R1	R/W	0	GPIO Port B Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port B in Run mode. 0 GPIO Port B is disabled.
0	R0	R/W	0	GPIO Port A Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port A in Run mode. 0 GPIO Port A is disabled.

November 08, 2011 391

Register 77: Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA), offset 0x60C

The RCGCDMA register provides software the capability to enable and disable the µDMA module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy Run Mode Clock Gating Control Register n RCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the µDMA module. To support legacy software, the RCGC2 register is available. A write to the UDMA bit in the RCGC2 register also writes the R0 bit in this register. If the UDMA bit is changed by writing to the RCGC2 register, it can be read back correctly with a read of the RCGC2 register. If software uses this register to control the clock for the µDMA module, the write causes proper operation, but the UDMA bit in the RCGC2 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA)

Base 0x400F.E000 Offset 0x60C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	μDMA Module Run Mode Clock Gating Control

- Enable and provide a clock to the µDMA module in Run mode.
- uDMA module is disabled.

Register 78: Hibernation Run Mode Clock Gating Control (RCGCHIB), offset 0x614


The **RCGCHIB** register provides software the capability to enable and disable the Hibernation module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the RCGC0 register is available. A write to the HIB bit in the RCGC0 register also writes the R0 bit in this register. If the HIB bit is changed by writing to the RCGC0 register, it can be read back correctly with a read of the RCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the RCGC0 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Run Mode Clock Gating Control (RCGCHIB)

Base 0x400F.E000 Offset 0x614

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RΛ	₽/M	1	Hibernation Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the Hibernation module in Run mode.
- 0 Hibernation module is disabled.

Register 79: Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART), offset 0x618


The **RCGCUART** register provides software the capability to enable and disable the UART modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the UART modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART)

Base 0x400F.E000 Offset 0x618

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 7 in Run mode. 0 UART module 7 is disabled.
6	R6	R/W	0	UART Module 6 Run Mode Clock Gating Control Value Description
				value Description

1

Enable and provide a clock to UART module 6 in Run mode.

UART module 6 is disabled.

Bit/Field	Name	Туре	Reset	Description
5	R5	R/W	0	UART Module 5 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 5 in Run mode. 0 UART module 5 is disabled.
4	R4	R/W	0	UART Module 4 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 4 in Run mode. 0 UART module 4 is disabled.
3	R3	R/W	0	UART Module 3 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 3 in Run mode. 0 UART module 3 is disabled.
2	R2	R/W	0	UART Module 2 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 2 in Run mode. 0 UART module 2 is disabled.
1	R1	R/W	0	UART Module 1 Run Mode Clock Gating Control Value Description
				 Enable and provide a clock to UART module 1 in Run mode. UART module 1 is disabled.
0	R0	R/W	0	UART Module 0 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 0 in Run mode.
				0 UART module 0 is disabled.

November 08, 2011 395

Register 80: Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI), offset 0x61C


The **RCGCSSI** register provides software the capability to enable and disable the SSI modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI)

Base 0x400F.E000 Offset 0x61C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 3 in Run mode.
				0 SSI module 3 is disabled.
2	R2	R/W	0	SSI Module 2 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 2 in Run mode.

1

SSI module 2 is disabled.

Bit/Field	Name	Туре	Reset	Description
1	R1	R/W	0	SSI Module 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 1 in Run mode.
				0 SSI module 1 is disabled.
0	R0	R/W	0	SSI Module 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 0 in Run mode.
				0 SSI module 0 is disabled.

November 08, 2011 397

Register 81: Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C), offset 0x620


The **RCGCI2C** register provides software the capability to enable and disable the I²C modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the I²C modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I2C0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C)

Base 0x400F.E000

Offset 0x620



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	 I²C Module 5 Run Mode Clock Gating Control Value Description 1 Enable and provide a clock to I²C module 5 in Run mode. 0 I²C module 5 is disabled.
4	R4	R/W	0	I ² C Module 4 Run Mode Clock Gating Control Value Description

0 I²C module 4 is disabled.

Enable and provide a clock to I²C module 4 in Run mode.

Bit/Field	Name	Туре	Reset	Description
3	R3	R/W	0	I ² C Module 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 3 in Run mode.
				0 I ² C module 3 is disabled.
2	R2	R/W	0	I ² C Module 2 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 2 in Run mode.
				0 I ² C module 2 is disabled.
1	R1	R/W	0	I ² C Module 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 1 in Run mode.
				0 I ² C module 1 is disabled.
0	R0	R/W	0	I ² C Module 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 0 in Run mode.
				0 I ² C module 0 is disabled.

Register 82: Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB), offset 0x628

The **RCGCUSB** register provides software the capability to enable and disable the USB module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the USB module. To support legacy software, the RCGC2 register is available. A write to the USB0 bit in the RCGC2 register also writes the R0 bit in this register. If the USB0 bit is changed by writing to the RCGC2 register, it can be read back correctly with a read of the RCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USB0 bit in the RCGC2 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the


peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB)

Base 0x400F.E000 Offset 0x628

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the USB module in Run mode.
- 0 USB module is disabled.

Register 83: Controller Area Network Run Mode Clock Gating Control (RCGCCAN), offset 0x634


The **RCGCCAN** register provides software the capability to enable and disable the CAN modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Run Mode Clock Gating Control (RCGCCAN)

Base 0x400F.E000 Offset 0x634

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Run Mode Clock Gating Control Value Description Enable and provide a clock to CAN module 1 in Run mode. CAN module 1 is disabled.
0	R0	R/W	0	CAN Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to CAN module 0 in Run mode.
- 0 CAN module 0 is disabled.

Register 84: Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC), offset 0x638


The **RCGCADC** register provides software the capability to enable and disable the ADC modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC)

Base 0x400F.E000 Offset 0x638

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to ADC module 1 in Run mode. 0 ADC module 1 is disabled.
0	R0	R/W	0	ADC Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to ADC module 0 in Run mode.
- 0 ADC module 0 is disabled.

Register 85: Analog Comparator Run Mode Clock Gating Control (RCGCACMP), offset 0x63C


The RCGCACMP register provides software the capability to enable and disable the analog comparator module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy Run Mode Clock Gating Control Register n RCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the analog comparator module. To support legacy software, the RCGC1 register is available. Setting any of the COMPn bits in the RCGC1 register also sets the R0 bit in this register. If any of the COMPn bits are set by writing to the RCGC1 register, it can be read back correctly when reading the RCGC1 register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value R0 is not reflected by the COMPn bits in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Run Mode Clock Gating Control (RCGCACMP)

Base 0x400F.E000 Offset 0x63C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to the analog comparator module in Run mode.
- 0 Analog comparator module is disabled.

Register 86: Pulse Width Modulator Run Mode Clock Gating Control (RCGCPWM), offset 0x640

The **RCGCPWM** register provides software the capability to enable and disable the PWM modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the PWM modules. To support legacy software, the RCGC0 register is available. A write to the PWM bit in the RCGC0 register also writes the R0 bit in this register. If the PWM bit is changed by writing to the RCGC0 register, it can be read back correctly with a read of the RCGC0 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write to R0, the write causes proper operation, but the value of that bit is not reflected in the PWM bit in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Pulse Width Modulator Run Mode Clock Gating Control (RCGCPWM)

Base 0x400F.E000

Offset 0x640

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	PWM Module 1 Run Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to PWM module 1 in Run mode. 0 PWM module 1 is disabled.
0	R0	R/W	0	PWM Module 0 Run Mode Clock Gating Control Value Description

- 1 Enable and provide a clock to PWM module 0 in Run mode.
- 0 PWM module 0 is disabled.

Register 87: Quadrature Encoder Interface Run Mode Clock Gating Control (RCGCQEI), offset 0x644


The **RCGCQEI** register provides software the capability to enable and disable the QEI modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the QEI modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. If software uses this register to write a legacy peripheral (such as QEI0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Quadrature Encoder Interface Run Mode Clock Gating Control (RCGCQEI)

Base 0x400F.E000 Offset 0x644

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	QEI Module 1 Run Mode Clock Gating Control Value Description Enable and provide a clock to QEI module 1 in Run mode. QEI module 1 is disabled.
0	R0	R/W	0	QEI Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to QEI module 0 in Run mode.
- 0 QEI module 0 is disabled.


Register 88: EEPROM Run Mode Clock Gating Control (RCGCEEPROM), offset 0x658

The **RCGCEEPROM** register provides software the capability to enable and disable the EEPROM module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.

EEPROM Run Mode Clock Gating Control (RCGCEEPROM)

Base 0x400F.E000 Offset 0x658

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	EEPROM Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the EEPROM module in Run mode
- EEPROM module is disabled.

Register 89: 32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (RCGCWTIMER), offset 0x65C

The RCGCWTIMER register provides software the capability to enable and disable 3264-bit timer modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy Run Mode Clock Gating Control Register n RCGCn registers specifically for the timer modules and has the same bit polarity as the corresponding RCGCn bits.


32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (RCGCWTIMER)

Base 0x400F.E000

Offset 0x65C

Type R/W, reset 0x0000.0000

November 08, 2011



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in Run mode.
				0 32/64-bit wide general-purpose timer module 5 is disabled.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in Run mode.
				0 32/64-bit wide general-purpose timer module 4 is disabled.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Run Mode Clock Gating Control
				Value Description

Enable and provide a clock to 32/64-bit wide general-purpose

407

32/64-bit wide general-purpose timer module 3 is disabled.

timer module 3 in Run mode.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Run Mode Clock Gating Control
				 Value Description 1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in Run mode. 0 32/64-bit wide general-purpose timer module 2 is disabled.
1	R1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Run Mode Clock Gating Control Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in Run mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	R0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in Run mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.


Register 90: Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD), offset 0x700

The **SCGCWD** register provides software the capability to enable and disable watchdog modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD)

Base 0x400F.E000 Offset 0x700 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	Watchdog Timer 1 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 1 in sleep mode.
				0 Watchdog module 1 is disabled.
0	S0	R/W	0	Watchdog Timer 0 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 0 in sleep mode.

0

Watchdog module 0 is disabled.

Register 91: 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER), offset 0x704

The **SCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the timer modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER)

Base 0x400F.E000 Offset 0x704

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1	ı		1	rese	rved •	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rese	rved		1) 		S5	S4	S3	S2	S1	S0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	S5	R/W	0	16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 5 in sleep mode.
				0 16/32-bit general-purpose timer module 5 is disabled.
4	S4	R/W	0	16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 4 in sleep mode.

16/32-bit general-purpose timer module 4 is disabled.

Bit/Field	Name	Туре	Reset	Description
3	S3	R/W	0	16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 3 in sleep mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	S2	R/W	0	16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 2 in sleep mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	S1	R/W	0	16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 1 in sleep mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	S0	R/W	0	16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 0 in sleep mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

Register 92: General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO), offset 0x708

The SCGCGPIO register provides software the capability to enable and disable GPIO modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the SCGC2 register is available. A write to the SCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC2 register can be read back correctly with a read of the SCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the SCGC2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO)

Base 0x400F.E000 Offset 0x708

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•	'	'	•	•	rese	rved	•	'					1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
Type	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	S14	R/W	0	GPIO Port Q Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port Q in sleep mode.
				0 GPIO Port Q is disabled.
13	S13	R/W	0	GPIO Port P Sleep Mode Clock Gating Control
				Value Description

- Enable and provide a clock to GPIO Port P in sleep mode.
- GPIO Port P is disabled.

Bit/Field	Name	Туре	Reset	Description
12	S12	R/W	0	GPIO Port N Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port N in sleep mode. 0 GPIO Port N is disabled.
11	S11	R/W	0	GPIO Port M Sleep Mode Clock Gating Control Value Description Enable and provide a clock to GPIO Port M in sleep mode. GPIO Port M is disabled.
10	S10	R/W	0	GPIO Port L Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port L in sleep mode. 0 GPIO Port L is disabled.
9	S9	R/W	0	GPIO Port K Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port K in sleep mode. 0 GPIO Port K is disabled.
8	S8	R/W	0	GPIO Port J Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port J in sleep mode. 0 GPIO Port J is disabled.
7	S7	R/W	0	GPIO Port H Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port H in sleep mode. 0 GPIO Port H is disabled.
6	S6	R/W	0	GPIO Port G Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port G in sleep mode. 0 GPIO Port G is disabled.

Bit/Field	Name	Туре	Reset	Description
5	S5	R/W	0	GPIO Port F Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port F in sleep mode. 0 GPIO Port F is disabled.
4	S4	R/W	0	GPIO Port E Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port E in sleep mode. 0 GPIO Port E is disabled.
3	S3	R/W	0	GPIO Port D Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port D in sleep mode. 0 GPIO Port D is disabled.
2	S2	R/W	0	GPIO Port C Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port C in sleep mode. 0 GPIO Port C is disabled.
1	S1	R/W	0	GPIO Port B Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port B in sleep mode. 0 GPIO Port B is disabled.
0	SO	R/W	0	GPIO Port A Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port A in sleep mode.
				0 GPIO Port A is disabled.

Register 93: Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA), offset 0x70C


The SCGCDMA register provides software the capability to enable and disable the µDMA module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the μDMA module. To support legacy software, the SCGC2 register is available. A write to the UDMA bit in the SCGC2 register also writes the S0 bit in this register. If the UDMA bit is changed by writing to the SCGC2 register, it can be read back correctly with a read of the SCGC2 register. If software uses this register to control the clock for the µDMA module, the write causes proper operation, but the UDMA bit in the SCGC2 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA)

Base 0x400F.E000 Offset 0x70C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	μDMA Module Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the µDMA module in sleep mode.
- 0 µDMA module is disabled.

Register 94: Hibernation Sleep Mode Clock Gating Control (SCGCHIB), offset 0x714


The **SCGCHIB** register provides software the capability to enable and disable the Hibernation module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the SCGC0 register is available. A write to the HIB bit in the SCGC0 register also writes the S0 bit in this register. If the HIB bit is changed by writing to the SCGC0 register, it can be read back correctly with a read of the SCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the SCGC0 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Sleep Mode Clock Gating Control (SCGCHIB)

Base 0x400F.E000 Offset 0x714

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	1	Hibernation Module Sleep Mode Clock Gating Control

- Enable and provide a clock to the Hibernation module in sleep mode.
- 0 Hibernation module is disabled.

Register 95: Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART), offset 0x718


The SCGCUART register provides software the capability to enable and disable the UART modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the UART modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART)

Base 0x400F.E000 Offset 0x718

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	S7	R/W	0	UART Module 7 Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to UART module 7 in sleep mode. 0 UART module 7 is disabled.
6	S6	R/W	0	UART Module 6 Sleep Mode Clock Gating Control

- Enable and provide a clock to UART module 6 in sleep mode. 1
- 0 UART module 6 is disabled.

Bit/Field	Name	Туре	Reset	Description
5	S5	R/W	0	UART Module 5 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 5 in sleep mode. 0 UART module 5 is disabled.
4	S4	R/W	0	UART Module 4 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 4 in sleep mode. 0 UART module 4 is disabled.
3	S3	R/W	0	UART Module 3 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 3 in sleep mode. 0 UART module 3 is disabled.
2	S2	R/W	0	UART Module 2 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 2 in sleep mode. 0 UART module 2 is disabled.
1	S1	R/W	0	UART Module 1 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to UART module 1 in sleep mode. 0 UART module 1 is disabled.
0	SO	R/W	0	UART Module 0 Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to UART module 0 in sleep mode. 0 UART module 0 is disabled.

Register 96: Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI), offset 0x71C


The **SCGCSSI** register provides software the capability to enable and disable the SSI modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI)

Base 0x400F.E000 Offset 0x71C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	S3	R/W	0	SSI Module 3 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to SSI module 3 in sleep mode. 0 SSI module 3 is disabled.
2	S2	R/W	0	SSI Module 2 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to SSI module 2 in sleep mode.
- 0 SSI module 2 is disabled.

Bit/Field	Name	Type	Reset	Description
1	S1	R/W	0	SSI Module 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 1 in sleep mode.
				0 SSI module 1 is disabled.
0	S0	R/W	0	SSI Module 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 0 in sleep mode.
				0 SSI module 0 is disabled.

Register 97: Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C), offset 0x720


The **SCGCI2C** register provides software the capability to enable and disable the I²C modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the I²C modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I²CO), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C)

Base 0x400F.E000 Offset 0x720

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	S5	R/W	0	 I²C Module 5 Sleep Mode Clock Gating Control Value Description Enable and provide a clock to I²C module 5 in sleep mode. I²C module 5 is disabled.
4	S4	R/W	0	I ² C Module 4 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to I²C module 4 in sleep mode.
- 0 I²C module 4 is disabled.

Bit/Field	Name	Туре	Reset	Description
3	S3	R/W	0	I ² C Module 3 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to I ² C module 3 in sleep mode. 0 I ² C module 3 is disabled.
2	S2	R/W	0	I ² C Module 2 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to I ² C module 2 in sleep mode. 0 I ² C module 2 is disabled.
1	S 1	R/W	0	I ² C Module 1 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to I ² C module 1 in sleep mode. 0 I ² C module 1 is disabled.
0	S0	R/W	0	I ² C Module 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 0 in sleep mode.
				0 I ² C module 0 is disabled.

Register 98: Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB), offset 0x728


The SCGCUSB register provides software the capability to enable and disable the USB module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the USB module. To support legacy software, the SCGC2 register is available. A write to the USB0 bit in the SCGC2 register also writes the S0 bit in this register. If the USB0 bit is changed by writing to the SCGC2 register, it can be read back correctly with a read of the SCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USB0 bit in the SCGC2 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB)

Base 0x400F.E000 Offset 0x728

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	USB Module Sleep Mode Clock Gating Control

- Enable and provide a clock to the USB module in sleep mode.
- 0 USB module is disabled.

Register 99: Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN), offset 0x734

The **SCGCCAN** register provides software the capability to enable and disable the CAN modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific

registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN)

Base 0x400F.E000 Offset 0x734 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		ı		1	1	rese	erved	ı	1	1		1	1	•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	•	!	•	rese	rved	! !	•	'	'	! !	•	S1	S0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	CAN Module 1 Sleep Mode Clock Gating Control Value Description Enable and provide a clock to CAN module 1 in sleep mode. CAN module 1 is disabled.
0	S0	R/W	0	CAN Module 0 Sleep Mode Clock Gating Control Value Description

1 Enable and provide a clock to CAN module 0 in sleep mode.

0 CAN module 0 is disabled.


Register 100: Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC), offset 0x738

The SCGCADC register provides software the capability to enable and disable the ADC modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC)

Base 0x400F.E000 Offset 0x738 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	ADC Module 1 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to ADC module 1 in sleep mode.
				·
				0 ADC module 1 is disabled.
0	S0	R/W	0	ADC Module 0 Sleep Mode Clock Gating Control
				Value Description

- Enable and provide a clock to ADC module 0 in sleep mode. 1
- ADC module 0 is disabled. 0

Register 101: Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP), offset 0x73C


The **SCGCACMP** register provides software the capability to enable and disable the analog comparator module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the analog comparator module. To support legacy software, the **SCGC1** register is available. Setting any of the COMPn bits in the SCGC1 register also sets the S0 bit in this register. If any of the COMPn bits are set by writing to the SCGC1 register, it can be read back correctly when reading the SCGC1 register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value S0 is not reflected by the COMPn bits in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP)

Base 0x400F.E000 Offset 0x73C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	Analog Comparator Module 0 Sleep Mode Clock Gating Control

- Enable and provide a clock to the analog comparator module in sleep mode.
- 0 Analog comparator module is disabled.

Register 102: Pulse Width Modulator Sleep Mode Clock Gating Control (SCGCPWM), offset 0x740


The SCGCPWM register provides software the capability to enable and disable the PWM modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the PWM modules. To support legacy software, the SCGC0 register is available. A write to the PWM bit in the SCGC0 register also writes the S0 bit in this register. If the PWM bit is changed by writing to the SCGC0 register, it can be read back correctly with a read of the **SCGC0** register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write to S0, the write causes proper operation, but the value of that bit is not reflected in the PWM bit in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Pulse Width Modulator Sleep Mode Clock Gating Control (SCGCPWM)

Base 0x400F.E000 Offset 0x740

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	PWM Module 1 Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to PWM module 1 in sleep mode. 0 PWM module 1 is disabled.
0	S0	R/W	0	PWM Module 0 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to PWM module 0 in sleep mode.
- 0 PWM module 0 is disabled.

Register 103: Quadrature Encoder Interface Sleep Mode Clock Gating Control (SCGCQEI), offset 0x744


The **SCGCQEI** register provides software the capability to enable and disable the QEI modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the QEI modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. If software uses this register to write a legacy peripheral (such as QEI0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific

registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific

Quadrature Encoder Interface Sleep Mode Clock Gating Control (SCGCQEI)

Base 0x400F.E000 Offset 0x744 Type R/W, reset 0x0000.0000



and legacy registers have coherent information.

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	QEI Module 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to QEI module 1 in sleep mode.
				0 QEI module 1 is disabled.
0	S0	R/W	0	QEI Module 0 Sleep Mode Clock Gating Control
				Value Description

value Description

1 Enable and provide a clock to QEI module 0 in sleep mode.

0 QEI module 0 is disabled.


Register 104: EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM), offset 0x758

The SCGCEEPROM register provides software the capability to enable and disable the EEPROM module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power.

EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM)

Base 0x400F.E000

Offset 0x758
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	EEPROM Module Sleep Mode Clock Gating Control

- Enable and provide a clock to the EEPROM module in sleep mode.
- 0 EEPROM module is disabled.


Register 105: 32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER), offset 0x75C

The **SCGCWTIMER** register provides software the capability to enable and disable 3264-bit timer modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SCGCn** bits.

32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER)

Base 0x400F.E000 Offset 0x75C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	S5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in sleep mode.
				0 32/64-bit wide general-purpose timer module 5 is disabled.
4	S4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in sleep mode.
				0 32/64-bit wide general-purpose timer module 4 is disabled.
3	S3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Sleep Mode Clock Gating Control
				Value Description

1

0

Enable and provide a clock to 32/64-bit wide general-purpose

32/64-bit wide general-purpose timer module 3 is disabled.

timer module 3 in sleep mode.

Bit/Field	Name	Туре	Reset	Description
2	S2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in sleep mode.
				0 32/64-bit wide general-purpose timer module 2 is disabled.
1	S1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in sleep mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	S0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in sleep mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.

Register 106: Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD), offset 0x800

The **DCGCWD** register provides software the capability to enable and disable watchdog modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD)

Base 0x400F.E000 Offset 0x800 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	rese	rved		1	1	1	1	1	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	•	! !	'	rese	rved	! !		'			'	D1	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

set 0 C	, 0	0 0	Ü	
Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	D1	R/W	0	Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 1 in deep-sleep mode.
				0 Watchdog module 1 is disabled.
0	D0	R/W	0	Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 0 in deep-sleep mode.
				0 Watchdog module 0 is disabled.

Register 107: 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER), offset 0x804

The **DCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **DCGCn** bits.


Important: This register should be used to control the clocking for the timer modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the

If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER)

Base 0x400F.E000 Offset 0x804

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	R/W	0	16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to 16/32-bit general-purpose timer module 5 in deep-sleep mode.
- 0 16/32-bit general-purpose timer module 5 is disabled.

Bit/Field	Name	Туре	Reset	Description
4	D4	R/W	0	16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 4 is disabled.
3	D3	R/W	0	16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 3 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	D2	R/W	0	16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 2 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	D1	R/W	0	16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 1 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	D0	R/W	0	16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 0 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

Register 108: General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO), offset 0x808

The **DCGCGPIO** register provides software the capability to enable and disable GPIO modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.


Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the DCGC2 register is available. A write to the DCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC2 register can be read back correctly with a read of the DCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the DCGC2 register.

If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO)

Base 0x400F.E000 Offset 0x808

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	D14	R/W	0	 GPIO Port Q Deep-Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port Q in deep-sleep mode. 0 GPIO Port Q is disabled.
13	D13	R/W	0	GPIO Port P Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to GPIO Port P in deep-sleep mode.
- 0 GPIO Port P is disabled.

Bit/Field	Name	Туре	Reset	Description
12	D12	R/W	0	GPIO Port N Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port N in deep-sleep mode. 0 GPIO Port N is disabled.
11	D11	R/W	0	GPIO Port M Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port M in deep-sleep mode. 0 GPIO Port M is disabled.
10	D10	R/W	0	GPIO Port L Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port L in deep-sleep mode. 0 GPIO Port L is disabled.
9	D9	R/W	0	GPIO Port K Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port K in deep-sleep mode. 0 GPIO Port K is disabled.
8	D8	R/W	0	GPIO Port J Deep-Sleep Mode Clock Gating Control
				 Value Description 1 Enable and provide a clock to GPIO Port J in deep-sleep mode. 0 GPIO Port J is disabled.
7	D7	R/W	0	0Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port H in deep-sleep mode. 0 GPIO Port H is disabled.
6	D6	R/W	0	GPIO Port G Deep-Sleep Mode Clock Gating Control
				 Value Description 1 Enable and provide a clock to GPIO Port G in deep-sleep mode. 0 GPIO Port G is disabled.

Bit/Field	Name	Type	Reset	Description
5	D5	R/W	0	GPIO Port F Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port F in deep-sleep mode. 0 GPIO Port F is disabled.
4	D4	R/W	0	GPIO Port E Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port E in deep-sleep mode. 0 GPIO Port E is disabled.
3	D3	R/W	0	GPIO Port D Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port D in deep-sleep mode. 0 GPIO Port D is disabled.
2	D2	R/W	0	GPIO Port C Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port C in deep-sleep mode. 0 GPIO Port C is disabled.
1	D1	R/W	0	GPIO Port B Deep-Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to GPIO Port B in deep-sleep mode.
				0 GPIO Port B is disabled.
0	D0	R/W	0	GPIO Port A Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to GPIO Port A in deep-sleep mode. 0 GPIO Port A is disabled.

Register 109: Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA), offset 0x80C

The **DCGCDMA** register provides software the capability to enable and disable the µDMA module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.


Important: This register should be used to control the clocking for the μDMA module. To support legacy software, the DCGC2 register is available. A write to the UDMA bit in the DCGC2 register also writes the D0 bit in this register. If the UDMA bit is changed by writing to the DCGC2 register, it can be read back correctly with a read of the DCGC2 register. If software uses this register to control the clock for the µDMA module, the write causes proper operation, but the UDMA bit in the DCGC2 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA)

Base 0x400F.E000

Offset 0x80C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	μDMA Module Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the µDMA module in deep-sleep mode.
- 0 μDMA module is disabled.

Register 110: Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB), offset 0x814


The **DCGCHIB** register provides software the capability to enable and disable the Hibernation module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the DCGC0 register is available. A write to the HIB bit in the DCGC0 register also writes the D0 bit in this register. If the HIB bit is changed by writing to the DCGC0 register, it can be read back correctly with a read of the DCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the DCGC0 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB)

Base 0x400F.E000 Offset 0x814

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	1	Hibernation Module Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the Hibernation module in deep-sleep mode.
- 0 Hibernation module is disabled.

Register 111: Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART), offset 0x818

The **DCGCUART** register provides software the capability to enable and disable the UART modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.


Important: This register should be used to control the clocking for the UART modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART)

Base 0x400F.E000 Offset 0x818

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	D7	R/W	0	UART Module 7 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 7 in deep-sleep mode.
				0 UART module 7 is disabled.
6	D6	R/W	0	UART Module 6 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 6 in deep-sleep mode.
				0 UART module 6 is disabled.

Bit/Field	Name	Туре	Reset	Description
5	D5	R/W	0	UART Module 5 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 5 in deep-sleep mode.
				0 UART module 5 is disabled.
4	D4	R/W	0	UART Module 4 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 4 in deep-sleep mode.
				0 UART module 4 is disabled.
3	D3	R/W	0	UART Module 3 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 3 in deep-sleep mode.
				0 UART module 3 is disabled.
2	D2	R/W	0	UART Module 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 2 in deep-sleep mode.
				0 UART module 2 is disabled.
1	D1	R/W	0	UART Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 1 in deep-sleep mode.
				0 UART module 1 is disabled.
0	D0	R/W	0	UART Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 0 in deep-sleep mode.
				0 UART module 0 is disabled.

Register 112: Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI), offset 0x81C

The **DCGCSSI** register provides software the capability to enable and disable the SSI modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.


Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI)

Base 0x400F.E000 Offset 0x81C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	D3	R/W	0	SSI Module 3 Deep-Sleep Mode Clock Gating Control Value Description Enable and provide a clock to SSI module 3 in deep-sleep mode. SSI module 3 is disabled.
2	D2	R/W	0	SSI Module 2 Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to SSI module 2 in deep-sleep mode.
- 0 SSI module 2 is disabled.

Bit/Field	Name	Туре	Reset	Description
1	D1	R/W	0	SSI Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description 1 Enable and provide a clock to SSI module 1 in deep-sleep mode. 0 SSI module 1 is disabled.
0	D0	R/W	0	SSI Module 0 Deep-Sleep Mode Clock Gating Control Value Description 1 Enable and provide a clock to SSI module 0 in deep-sleep mode. 0 SSI module 0 is disabled.

Register 113: Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C), offset 0x820


The **DCGCI2C** register provides software the capability to enable and disable the I²C modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the I²C modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I²C0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C)

Base 0x400F.E000 Offset 0x820

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	R/W	0	 I²C Module 5 Deep-Sleep Mode Clock Gating Control Value Description Enable and provide a clock to I²C module 5 in deep-sleep mode. I²C module 5 is disabled.
4	D4	R/W	0	I ² C Module 4 Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to I²C module 4 in deep-sleep mode.
- 0 I²C module 4 is disabled.

Bit/Field	Name	Type	Reset	Description
3	D3	R/W	0	I ² C Module 3 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 3 in deep-sleep mode.
				0 I ² C module 3 is disabled.
2	D2	R/W	0	I ² C Module 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 2 in deep-sleep mode.
				0 I ² C module 2 is disabled.
1	D1	R/W	0	I ² C Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 1 in deep-sleep mode.
				0 I ² C module 1 is disabled.
0	D0	R/W	0	I ² C Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I ² C module 0 in deep-sleep mode.
				0 I ² C module 0 is disabled.

Register 114: Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB), offset 0x828

The **DCGCUSB** register provides software the capability to enable and disable the USB module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the USB module. To support legacy software, the DCGC2 register is available. A write to the USB0 bit in the DCGC2 register also writes the D0 bit in this register. If the USB0 bit is changed by writing to the DCGC2 register, it can be read back correctly with a read of the DCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USB0 bit in the DCGC2 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that


the peripheral-specific and legacy registers have coherent information.

affect only peripherals that are not present in the legacy registers. In this manner, both

Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB)

Base 0x400F.E000 Offset 0x828

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	USB Module Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the USB module in deep-sleep mode.
- 0 USB module is disabled.


Register 115: Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN), offset 0x834

The **DCGCCAN** register provides software the capability to enable and disable the CAN modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN)

Base 0x400F.E000 Offset 0x834 Type R/W, reset 0x0000.0000



sei	U	0 0	U	U	U	U	U	U	U	U	U	U	U	U	U
Ві	t/Field	Nar	ne	Ту	ре	Reset	Descrip	otion							
	31:2	rese	ved	R	0	0	compa	tibility v	vith futu	re produ		value of	erved bit. a reserv n.		
	1	D	1	R/	W	0	CAN M	lodule	1 Deep-	Sleep M	ode Clo	ck Gatin	g Contro	I	
							Value	Descr	ption						
							1	Enable mode.		ovide a	clock to	CAN mo	dule 1 in	deep-s	leep
							0	CAN r	nodule 1	1 is disal	oled.				
	0	D	0	R/	W	0	CAN M	lodule	0 Deep-	Sleep M	ode Clo	ck Gatin	g Contro	I	
							Value	Descr	ption						
							1	Enable mode.		ovide a	clock to	CAN mo	dule 0 ir	deep-s	leep
							0	CAN r	nodule () is disal	oled.				

Register 116: Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC), offset 0x838

The **DCGCADC** register provides software the capability to enable and disable the ADC modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific

Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC)

Base 0x400F.E000 Offset 0x838 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	rese	rved		1	1	1	1	1	-
Type [*]	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	•	! !	'	rese	rved	! !		'			'	D1	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

and legacy registers have coherent information.

set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Тур	е	Reset	Descrip	otion							
	31:2		reserve	ed	RC)	0	compa	tibility w	ith futur	•	cts, the	value of	a reserv	. To provi ed bit sho	
	1		D1		R/V	V	0	ADC M	lodule 1	Deep-	Sleep M	ode Clo	ck Gatin	g Contro	ol	
								Value	Descri	ption						
								1	Enable mode.	and pro	ovide a d	clock to	ADC mo	dule 1 ir	n deep-slo	эер
								0	ADC n	nodule 1	is disab	oled.				
	0		D0		R/V	V	0	ADC M	lodule (Deep-	Sleep M	ode Clo	ck Gatin	g Contro	ol	
								Value	Descri	ption						
								1	Enable mode.	and pro	ovide a d	clock to	ADC mo	odule 0 ir	n deep-slo	эер
								0	ADC m	nodule 0	is disab	oled.				

Register 117: Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP), offset 0x83C


The **DCGCACMP** register provides software the capability to enable and disable the analog comparator module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the analog comparator module. To support legacy software, the **DCGC1** register is available. Setting any of the COMPn bits in the DCGC1 register also sets the D0 bit in this register. If any of the COMPn bits are set by writing to the DCGC1 register, it can be read back correctly when reading the **DCGC1** register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value D0 is not reflected by the COMPn bits in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP)

Base 0x400F.E000 Offset 0x83C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DΩ	R/W	0	Analog Comparator Module O Deen-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the analog comparator module in deep-sleep mode.
- 0 Analog comparator module is disabled.

Register 118: Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (DCGCPWM), offset 0x840


The **DCGCPWM** register provides software the capability to enable and disable the PWM modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode** Clock Gating Control Register n DCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the PWM modules. To support legacy software, the DCGC0 register is available. A write to the PWM bit in the DCGC0 register also writes the D0 bit in this register. If the PWM bit is changed by writing to the DCGC0 register, it can be read back correctly with a read of the DCGC0 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write to D0, the write causes proper operation, but the value of that bit is not reflected in the PWM bit in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (DCGCPWM)

Base 0x400F.E000 Offset 0x840

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	D1	R/W	0	PWM Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to PWM module 1 in deep-sleep mode.
				0 PWM module 1 is disabled.
0	D0	R/W	0	PWM Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to PWM module 0 in deep-sleep mode.
				0 PWM module 0 is disabled.

Register 119: Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control (DCGCQEI), offset 0x844

The **DCGCQEI** register provides software the capability to enable and disable the QEI modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the QEI modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. If software uses this register to write a legacy peripheral (such as QEI0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control (DCGCQEI)

Base 0x400F.E000 Offset 0x844 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		ı		1	1	rese	erved	ı	1	1		1	1	•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	•	!	•	rese	rved	! !	•	'	'	! !	•	D1	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	D1	R/W	0	QEI Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to QEI module 1 in deep-sleep mode.
				0 QEI module 1 is disabled.
0	D0	R/W	0	QEI Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to QEI module 0 in deep-sleep mode.
				0 QEI module 0 is disabled.


Register 120: EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM), offset 0x858

The **DCGCEPROM** register provides software the capability to enable and disable the EEPROM module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power.

EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM)

Base 0x400F.E000 Offset 0x858

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	EEPROM Module Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to the EEPROM module in deep-sleep mode.
- 0 EEPROM module is disabled.


Register 121: 32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER), offset 0x85C

The DCGCWTIMER register provides software the capability to enable and disable 32/64-bit wide timer modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the timer modules and has the same bit polarity as the corresponding **DCGCn** bits.

32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER)

Base 0x400F.E000

Offset 0x85C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 5 is disabled.
4	D4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 4 is disabled.
3	D3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to 32/64-bit wide general-purpose timer module 3 in deep-sleep mode.
- 0 32/64-bit wide general-purpose timer module 3 is disabled.

Bit/Field	Name	Туре	Reset	Description
2	D2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 2 is disabled.
1	D1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	D0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.

Register 122: Watchdog Timer Power Control (PCWD), offset 0x900


The **PCWD** register controls the power provided to the watchdog modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRWD** register if the active mode changes and the corresponding bit in the **RCGCWD**, **SCGCWD**, or **DCGCWD** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The watchdog modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Watchdog Timer Power Control (PCWD)

Base 0x400F.E000 Offset 0x900

Type R/W, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	R/W	1	Watchdog Timer 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCWD**, **SCGCWD** or **DCGCWD** bit is cleared.

- Watchdog module 1 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Watchdog module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
0	P0	R/W	1	Watchdog Timer 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWD , SCGCWD or DCGCWD bit is cleared.
				Value Description
				Watchdog module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Watchdog module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 123: 16/32-Bit General-Purpose Timer Power Control (PCTIMER), offset 0x904


The **PCTIMER** register controls the power provided to the 16/32-bit timer modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding modules state is not retained. Software should perform a peripheral reset using the **SRTIMER** register if the active mode changes and the corresponding bit in the **RCGCTIMER**, **SCGCTIMER**, or **DCGCTIMER** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The timer modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

16/32-Bit General-Purpose Timer Power Control (PCTIMER)

Base 0x400F.E000 Offset 0x904

Type R/W, reset 0x0000.003F



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	R/W	1	16/32-Bit General-Purpose Timer 5 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER, SCGCTIMER or DCGCTIMER bit is cleared.

- Timer module 5 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Timer module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	16/32-Bit General-Purpose Timer 4 Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER, SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description Timer module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	16/32-Bit General-Purpose Timer 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER , SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description
				Timer module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	16/32-Bit General-Purpose Timer 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER , SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description
				Timer module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	16/32-Bit General-Purpose Timer 1 Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER, SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description
				1 Timer module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	16/32-Bit General-Purpose Timer 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER , SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description
				1 Timer module 0 is powered, but does not receive a clock. In this case, the module is inactive.

This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.

Timer module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 124: General-Purpose Input/Output Power Control (PCGPIO), offset 0x908


The **PCGPIO** register controls the power provided to the GPIO modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRGPIO** register if the active mode changes and the corresponding bit in the **RCGCGPIO**, **SCGCGPIO**, or **DCGCGPIO** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The GPIO modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

General-Purpose Input/Output Power Control (PCGPIO)

Base 0x400F.E000 Offset 0x908

Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	P14	R/W	1	GPIO Port Q Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCGPIO**, **SCGCGPIO** or **DCGCGPIO** bit is cleared.

- 1 GPIO Port Q is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- GPIO Port Q is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
13	P13	R/W	1	GPIO Port P Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description 1 GPIO Port P is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port P is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
12	P12	R/W	1	GPIO Port N Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port N is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port N is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
11	P11	R/W	1	GPIO Port M Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port M is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port M is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
10	P10	R/W	1	GPIO Port L Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description 1 GPIO Port L is powered, but does not receive a clock. In this case, the module is inactive. This configuration provides the second-lowest power
				consumption of the module because it consumes only leakage current.
				0 GPIO Port L is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
9	P9	R/W	1	GPIO Port K Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port K is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port K is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
8	P8	R/W	1	GPIO Port J Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				GPIO Port J is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port J is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
7	P7	R/W	1	GPIO Port H Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port H is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port H is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
6	P6	R/W	1	GPIO Port G Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port G is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port G is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
5	P5	R/W	1	GPIO Port F Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				GPIO Port F is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port F is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	GPIO Port E Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description 1 GPIO Port E is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port E is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	GPIO Port D Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port D is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port D is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	GPIO Port C Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port C is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port C is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	GPIO Port B Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port B is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port B is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	GPIO Port A Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO , SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description

GPIO Port A is powered, but does not receive a clock. In this case, the module is inactive.

This configuration provides the second-lowest power consumption of the module because it consumes only leakage

0 GPIO Port A is not powered and does not receive a clock. In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 125: Micro Direct Memory Access Power Control (PCDMA), offset 0x90C


The **PCDMA** register controls the power provided to the μ DMA module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Software should perform a peripheral reset using the **SRDMA** register if the active mode changes and the corresponding bit in the **RCGCDMA**, **SCGCDMA**, or **DCGCDMA** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The μDMA module does not currently have the ability to respond to the power down request. Setting the bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Micro Direct Memory Access Power Control (PCDMA)

Base 0x400F.E000 Offset 0x90C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	μDMA Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCDMA, SCGCDMA or DCGCDMA bit is cleared.

- 1 The μDMA module is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The μDMA module is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 126: Hibernation Power Control (PCHIB), offset 0x914


The **PCHIB** register controls the power provided to the Hibernation module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Software should perform a peripheral reset using the **SRHIB** register if the active mode changes and the corresponding bit in the **RCGCHIB**, **SCGCHIB**, or **DCGCHIB** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The Hibernation module does not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Hibernation Power Control (PCHIB)

Base 0x400F.E000 Offset 0x914

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	Hibernation Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCHIB**, **SCGCHIB** or **DCGCHIB** bit is cleared.

- 1 The Hibernation module is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The Hibernation module is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 127: Universal Asynchronous Receiver/Transmitter Power Control (PCUART), offset 0x918

The **PCUART** register controls the power provided to the UART modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRUART** register if the active mode changes and the corresponding bit in the **RCGCUART**, **SCGCUART**, or **DCGCUART** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The UART modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Universal Asynchronous Receiver/Transmitter Power Control (PCUART)


R/W

Base 0x400F.E000 Offset 0x918

7

P7

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

UART Module 7 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.

- 1 UART module 7 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 UART module 7 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
6	P6	R/W	1	UART Module 6 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART , SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 6 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 6 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
5	P5	R/W	1	UART Module 5 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART , SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 5 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
4	P4	R/W	1	UART Module 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
3	P3	R/W	1	UART Module 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART , SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	UART Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
1	P1	R/W	1	UART Module 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description
0	P0	R/W	1	UART Module 70 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 128: Synchronous Serial Interface Power Control (PCSSI), offset 0x91C


The **PCSSI** register controls the power provided to the SSI modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRSSI** register if the active mode changes and the corresponding bit in the **RCGCSSI**, **SCGCSSI**, or **DCGCSSI** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The SSI modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Synchronous Serial Interface Power Control (PCSSI)

Base 0x400F.E000 Offset 0x91C

Type R/W, reset 0x0000.000F



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	P3	R/W	1	SSI Module 3 Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCSSI**, **SCGCSSI** or **DCGCSSI** bit is cleared.

Value Description

- SSI module 3 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- SSI module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
2	P2	R/W	1	SSI Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCSSI , SCGCSSI or DCGCSSI bit is cleared.
				Value Description
				1 SSI module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 SSI module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
1	P1	R/W	1	SSI Module 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCSSI , SCGCSSI or DCGCSSI bit is cleared.
				Value Description
				1 SSI module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 SSI module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	SSI Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCSSI , SCGCSSI or DCGCSSI bit is cleared.
				Value Description
				SSI module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 SSI module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 129: Inter-Integrated Circuit Power Control (PCI2C), offset 0x920


The **PCI2C** register controls the power provided to the I^2C modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRI2C** register if the active mode changes and the corresponding bit in the **RCGCI2C**, **SCGCI2C**, or **DCGCI2C** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The I²C modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Inter-Integrated Circuit Power Control (PCI2C)

Base 0x400F.E000 Offset 0x920

Type R/W, reset 0x0000.003F



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	₽/M	1	I ² C Module 5 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.

- 1 I²C module 5 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- 0 I²C module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	I ² C Module 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I ² C module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I ² C module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	I ² C Module 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I ² C module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I ² C module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	I ² C Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I ² C module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I ² C module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	I ² C Module 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I ² C module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I ² C module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	I ² C Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I ² C module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power

consumption of the module because it consumes only leakage current.

0 I²C module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.

> This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage


Register 130: Universal Serial Bus Power Control (PCUSB), offset 0x928

The **PCUSB** register controls the power provided to the USB module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Software should perform a peripheral reset using the **SRUSB** register if the active mode changes and the corresponding bit in the **RCGCUSB**, **SCGCUSB**, or **DCGCUSB** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Universal Serial Bus Power Control (PCUSB)

Base 0x400F.E000 Offset 0x928

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	USB Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCUSB, SCGCUSB or DCGCUSB bit is cleared.

- 1 The USB module is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The USB module is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.


Register 131: Controller Area Network Power Control (PCCAN), offset 0x934

The **PCCAN** register controls the power provided to the CAN modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRCAN** register if the active mode changes and the corresponding bit in the **RCGCCAN**, **SCGCCAN**, or **DCGCCAN** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Controller Area Network Power Control (PCCAN)

Base 0x400F.E000 Offset 0x934

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	R/W	1	CAN Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCCAN, SCGCCAN or DCGCCAN bit is cleared.

- 1 CAN module 1 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 CAN module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
0	P0	R/W	1	CAN Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCCAN , SCGCCAN or DCGCCAN bit is cleared.
				Value Description
				1 CAN module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O CAN module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 132: Analog-to-Digital Converter Power Control (PCADC), offset 0x938

The **PCADC** register controls the power provided to the ADC modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRADC** register if the active mode changes and the corresponding bit in the **RCGCADC**, **SCGCADC**, or **DCGCADC** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The ADC modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.


Analog-to-Digital Converter Power Control (PCADC)

P1

R/W

Base 0x400F.E000 Offset 0x938

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

ADC Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCADC, SCGCADC or DCGCADC bit is cleared.

Value Description

- 1 ADC module 1 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- O ADC module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
0	P0	R/W	1	ADC Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCADC, SCGCADC or DCGCADC bit is cleared.
				Value Description
				1 ADC module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O ADC module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 133: Analog Comparator Power Control (PCACMP), offset 0x93C


The **PCACMP** register controls the power provided to the analog comparator module. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRACMP** register if the active mode changes and the corresponding bit in the **RCGCACMP**, **SCGCACMP**, or **DCGCACMP** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The analog comparator module does not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Analog Comparator Power Control (PCACMP)

Base 0x400F.E000 Offset 0x93C

Type R/W, reset 0x0000.0001



Bit/Field	Name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PO	R/W	1	Analog Comparator Module 0 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCACMP, SCGCACMP or DCGCACMP bit is cleared.

- The analog comparator module is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The analog comparator module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 134: Pulse Width Modulator Power Control (PCPWM), offset 0x940


The **PCPWM** register controls the power provided to the PWM modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRPWM** register if the active mode changes and the corresponding bit in the **RCGCPWM**, **SCGCPWM**, or **DCGCPWM** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The PWM modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Pulse Width Modulator Power Control (PCPWM)

Base 0x400F.E000 Offset 0x940

Type R/W, reset 0x0000.0003



Bit/Field	Name	туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	R/W	1	PWM Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCPWM, SCGCPWM or DCGCPWM bit is cleared.

- 1 PWM module 1 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 PWM module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description			
0	P0	R/W	1	PWM Module 0 Power Control			
				The value of this bit does not have meaning unless the corresponding active mode RCGCPWM, SCGCPWM or DCGCPWM bit is cleared.			
				Value Description			
				1 PWM module 0 is powered, but does not receive a clock. In this case, the module is inactive.			
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.			
				0 PWM module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.			
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.			

Register 135: Quadrature Encoder Interface Power Control (PCQEI), offset 0x944

The **PCPQEI** register controls the power provided to the QEI modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Software should perform a peripheral reset using the **SRQEI** register if the active mode changes and the corresponding bit in the **RCGCQEI**, **SCGCQEI**, or **DCGCQEI** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The QEI modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.


Quadrature Encoder Interface Power Control (PCQEI)

P1

R/W

Base 0x400F.E000 Offset 0x944

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

QEI Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCQEI**, **SCGCQEI** or **DCGCQEI** bit is cleared.

Value Description

- QEI module 1 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- QEI module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description				
0	P0	R/W	1	QEI Module 0 Power Control				
				The value of this bit does not have meaning unless the corresponding active mode RCGCQEI, SCGCQEI or DCGCQEI bit is cleared.				
				Value Description				
				1 QEI module 0 is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.				
				QEI module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.				
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.				

Register 136: EEPROM Power Control (PCEEPROM), offset 0x958


The **PCEEPROM** register controls the power provided to the EEPROM module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Software should perform a peripheral reset using the **SREEPROM** register if the active mode changes and the corresponding bit in the **RCGCEEPROM**, **SCGCEEPROM**, or **DCGCEEPROM** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The EEPROM module does not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

EEPROM Power Control (PCEEPROM)

Base 0x400F.E000 Offset 0x958

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	FEPROM Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCEEPROM, SCGCEEPROM or DCGCEEPROM bit is cleared.

- The EEPROM module is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The EEPROM module is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Register 137: 32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER), offset 0x95C

The **PCWTIMER** register controls the power provided to the 32/64-bit wide timer modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding modules state is not retained. Software should perform a peripheral reset using the **SRWTIMER** register if the active mode changes and the corresponding bit in the **RCGCWTIMER**, **SCGCWTIMER**, or **DCGCWTIMER** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The timer modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER)

Type


Dooot

Nomo

Base 0x400F.E000 Offset 0x95C

Dit/Eiold

Type R/W, reset 0x0000.0000



bivrieiu	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	R/W	1	32/64-Bit Wide General-Purpose Timer 5 Power Control

Description

The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.

- Timer module 5 is powered, but does not receive a clock. In this case, the module is inactive.
 - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Timer module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
 - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	32/64-Bit Wide General-Purpose Timer 4 Power Control The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				1 Timer module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O Timer module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	32/64-Bit Wide General-Purpose Timer 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				1 Timer module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	32/64-Bit Wide General-Purpose Timer 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER , SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				Timer module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description				
1	P1	R/W	1	32/64-Bit Wide General-Purpose Timer 1 Power Control The value of this bit does not have meaning unless the correspondir active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit cleared.				
				Value Description				
				1 Timer module 1 is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.				
				Timer module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.				
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.				
0	P0	R/W	1	32/64-Bit Wide General-Purpose Timer 0 Power Control				
				The value of this bit does not have meaning unless the corresponding active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.				
				Value Description				
				1 Timer module 0 is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.				
				Timer module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.				
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.				

Register 138: Watchdog Timer Peripheral Ready (PRWD), offset 0xA00

The **PRWD** register indicates whether the watchdog modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCWD bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCWD bit is changed. A reset change is initiated if the corresponding SRWD bit is changed from 0 to 1.

The **PRWD** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Watchdog Timer Peripheral Ready (PRWD)

Name


Type

Reset

Base 0x400F.E000

Bit/Field

Offset 0xA00 Type R/W, reset 0x0000.0000



31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	Watchdog Timer 1 Peripheral Ready
				Value Description
				1 Watchdog module 1 is ready for access.
				Watchdog module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	Watchdog Timer 0 Peripheral Ready

Description

- 1 Watchdog module 0 is ready for access.
- 0 Watchdog module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 139: 16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER), offset 0xA04

The **PRTIMER** register indicates whether the timer modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCTIMER** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCTIMER** bit is changed. A reset change is initiated if the corresponding **SRTIMER** bit is changed from 0 to 1.

The **PRTIMER** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER)

Base 0x400F.E000 Offset 0xA04

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								R5	R4	R3	R2	R1	R0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Peripheral Ready
				Value Description
				1 16/32-bit timer module 5 is ready for access.
				0 16/32-bit timer module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Peripheral Ready
				Value Description
				1 16/32-bit timer module 4 is ready for access.
				0 16/32-bit timer module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Peripheral Ready
				Value Description

1 16/32-bit timer module 3 is ready for access.

0 16/32-bit timer module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Peripheral Ready
				Value Description
				1 16/32-bit timer module 2 is ready for access.
				0 16/32-bit timer module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Peripheral Ready
				Value Description
				1 16/32-bit timer module 1 is ready for access.
				0 16/32-bit timer module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	16/32-Bit General-Purpose Timer 0 Peripheral Ready
				Value Description
				1 16/32-bit timer module 0 is ready for access.
				0 16/32-bit timer module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 140: General-Purpose Input/Output Peripheral Ready (PRGPIO), offset 0xA08

The **PRGPIO** register indicates whether the GPIO modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCGPIO** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCGPIO** bit is changed. A reset change is initiated if the corresponding **SRGPIO** bit is changed from 0 to 1.

The **PRGPIO** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

General-Purpose Input/Output Peripheral Ready (PRGPIO)

Base 0x400F.E000 Offset 0xA08

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Type	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							

Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	GPIO Port Q Peripheral Ready
				Value Description
				1 GPIO Port Q is ready for access.
				O GPIO Port Q is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
13	R13	R/W	0	GPIO Port P Peripheral Ready
				Value Description
				1 GPIO Port P is ready for access.
				O GPIO Port P is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
12	R12	R/W	0	GPIO Port N Peripheral Ready
				Value Description

- 1 GPIO Port N is ready for access.
- O GPIO Port N is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
11	R11	R/W	0	GPIO Port M Peripheral Ready
				Value Description GPIO Port M is ready for access. GPIO Port M is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
10	R10	R/W	0	GPIO Port L Peripheral Ready
				Value Description
				1 GPIO Port L is ready for access.
				O GPIO Port L is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
9	R9	R/W	0	GPIO Port K Peripheral Ready
				Value Description
				1 GPIO Port K is ready for access.
				O GPIO Port K is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
8	R8	R/W	0	GPIO Port J Peripheral Ready
				Value Description
				1 GPIO Port J is ready for access.
				0 GPIO Port J is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
7	R7	R/W	0	GPIO Port H Peripheral Ready
				Value Description
				1 GPIO Port H is ready for access.
				0 GPIO Port H is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
6	R6	R/W	0	GPIO Port G Peripheral Ready
				Value Description
				1 GPIO Port G is ready for access.
				O GPIO Port G is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
5	R5	R/W	0	GPIO Port F Peripheral Ready
				Value Description
				1 GPIO Port F is ready for access.
				O GPIO Port F is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

November 08, 2011 495

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	GPIO Port E Peripheral Ready
				Value Description
				1 GPIO Port E is ready for access.
				O GPIO Port E is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	GPIO Port D Peripheral Ready
				Value Description
				1 GPIO Port D is ready for access.
				O GPIO Port D is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	GPIO Port C Peripheral Ready
				Value Description
				1 GPIO Port C is ready for access.
				O GPIO Port C is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	GPIO Port B Peripheral Ready
				Value Description
				1 GPIO Port B is ready for access.
				O GPIO Port B is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	GPIO Port A Peripheral Ready
				Value Description
				1 GPIO Port A is ready for access.
				O GPIO Port A is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 141: Micro Direct Memory Access Peripheral Ready (PRDMA), offset 0xA0C


The **PRDMA** register indicates whether the μ DMA module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCDMA** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCDMA** bit is changed. A reset change is initiated if the corresponding **SRDMA** bit is changed from 0 to 1.

The **PRDMA** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Micro Direct Memory Access Peripheral Ready (PRDMA)

Base 0x400F.E000 Offset 0xA0C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	μDMA Module Peripheral Ready

- 1 The μDMA module is ready for access.
- The μDMA module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 142: Hibernation Peripheral Ready (PRHIB), offset 0xA14


The **PRHIB** register indicates whether the Hibernation module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCHIB** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCHIB** bit is changed. A reset change is initiated if the corresponding **SRHIB** bit is changed from 0 to 1.

The **PRHIB** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Hibernation Peripheral Ready (PRHIB)

Base 0x400F.E000

Offset 0xA14 Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	1	Hibernation Module Peripheral Ready

- 1 The Hibernation module is ready for access.
- The Hibernation module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 143: Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART), offset 0xA18


The **PRUART** register indicates whether the UART modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCUART** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCUART** bit is changed. A reset change is initiated if the corresponding **SRUART** bit is changed from 0 to 1.

The **PRUART** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART)

Base 0x400F.E000 Offset 0xA18

Type R/W, reset 0x0000.0000



D = = ==:== #: = ==

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Peripheral Ready
				Value Description
				1 UART module 7 is ready for access.
				0 UART module 7 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
6	R6	R/W	0	UART Module 6 Peripheral Ready
				Value Description
				1 UART module 6 is ready for access.
				0 UART module 6 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
5	R5	R/W	0	UART Module 5 Peripheral Ready
				Value Description

- 1 UART module 5 is ready for access.
- 0 UART module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Type	Reset	Description
4	R4	R/W	0	UART Module 4 Peripheral Ready
				Value Description
				1 UART module 4 is ready for access.
				0 UART module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	UART Module 3 Peripheral Ready
				Value Description
				1 UART module 3 is ready for access.
				UART module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	UART Module 2 Peripheral Ready
				Value Description
				1 UART module 2 is ready for access.
				0 UART module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	UART Module 1 Peripheral Ready
				Value Description
				1 UART module 1 is ready for access.
				0 UART module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	UART Module 0 Peripheral Ready
				Value Description
				1 UART module 0 is ready for access.
				0 UART module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 144: Synchronous Serial Interface Peripheral Ready (PRSSI), offset 0xA1C


The PRSSI register indicates whether the SSI modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCSSI bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCSSI bit is changed. A reset change is initiated if the corresponding SRSSI bit is changed from 0 to 1.

The **PRSSI** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Synchronous Serial Interface Peripheral Ready (PRSSI)

Base 0x400F.E000

Offset 0xA1C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Peripheral Ready
				Value Description
				1 SSI module 3 is ready for access.
				SSI module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	SSI Module 2 Peripheral Ready
				Value Description
				1 SSI module 2 is ready for access.
				SSI module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	SSI Module 1 Peripheral Ready

- SSI module 1 is ready for access.
- 0 SSI module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
0	R0	R/W	0	SSI Module 0 Peripheral Ready
				Value Description
				1 SSI module 0 is ready for access.
				0 SSI module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 145: Inter-Integrated Circuit Peripheral Ready (PRI2C), offset 0xA20


The **PRI2C** register indicates whether the I²C modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCI2C** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCI2C** bit is changed. A reset change is initiated if the corresponding **SRI2C** bit is changed from 0 to 1.

The **PRI2C** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Inter-Integrated Circuit Peripheral Ready (PRI2C)

Base 0x400F.E000 Offset 0xA20

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	I ² C Module 5 Peripheral Ready
				Value Description
				1 I ² C module 5 is ready for access.
				0 I ² C module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	I ² C Module 4 Peripheral Ready
				Value Description
				1 I ² C module 4 is ready for access.
				0 I ² C module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	I ² C Module 3 Peripheral Ready

- 1 I²C module 3 is ready for access.
- 0 I²C module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Type	Reset	Description
2	R2	R/W	0	I ² C Module 2 Peripheral Ready
				Value Description
				1 I ² C module 2 is ready for access.
				0 I ² C module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	I ² C Module 1 Peripheral Ready
				Value Description
				1 I ² C module 1 is ready for access.
				0 I ² C module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	I ² C Module 0 Peripheral Ready
				Value Description
				1 I ² C module 0 is ready for access.
				0 I ² C module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 146: Universal Serial Bus Peripheral Ready (PRUSB), offset 0xA28


The **PRUSB** register indicates whether the USB module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCUSB bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCUSB bit is changed. A reset change is initiated if the corresponding SRUSB bit is changed from 0 to 1.

The **PRUSB** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Universal Serial Bus Peripheral Ready (PRUSB)

Base 0x400F.E000

Offset 0xA28
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Peripheral Ready

- The USB module is ready for access.
- 0 The USB module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 147: Controller Area Network Peripheral Ready (PRCAN), offset 0xA34


The **PRCAN** register indicates whether the CAN modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCCAN** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCCAN** bit is changed. A reset change is initiated if the corresponding **SRCAN** bit is changed from 0 to 1.

The **PRCAN** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Controller Area Network Peripheral Ready (PRCAN)

Base 0x400F.E000 Offset 0xA34

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Peripheral Ready
				Value Description
				1 CAN module 1 is ready for access.
				O CAN module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	CAN Module 0 Peripheral Ready

- 1 CAN module 0 is ready for access.
- O CAN module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 148: Analog-to-Digital Converter Peripheral Ready (PRADC), offset 0xA38


The **PRADC** register indicates whether the ADC modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCADC** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCADC** bit is changed. A reset change is initiated if the corresponding **SRADC** bit is changed from 0 to 1.

The **PRADC** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Analog-to-Digital Converter Peripheral Ready (PRADC)

Base 0x400F.E000 Offset 0xA38

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Peripheral Ready
				Value Description
				1 ADC module 1 is ready for access.
				O ADC module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	ADC Module 0 Peripheral Ready

- 1 ADC module 0 is ready for access.
- O ADC module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 149: Analog Comparator Peripheral Ready (PRACMP), offset 0xA3C


The **PRACMP** register indicates whether the analog comparator module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCACMP** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCACMP** bit is changed. A reset change is initiated if the corresponding **SRACMP** bit is changed from 0 to 1.

The **PRACMP** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Analog Comparator Peripheral Ready (PRACMP)

Base 0x400F.E000

Offset 0xA3C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Peripheral Ready

- 1 The analog comparator module is ready for access.
- The analog comparator module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 150: Pulse Width Modulator Peripheral Ready (PRPWM), offset 0xA40

The **PRPWM** register indicates whether the PWM modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCPWM** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCPWM bit is changed. A reset change is initiated if the corresponding **SRPWM** bit is changed from 0 to 1.

The **PRPWM** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Pulse Width Modulator Peripheral Ready (PRPWM)

Name


Type

Reset

Base 0x400F.E000

Bit/Field

Offset 0xA40 Type R/W, reset 0x0000.0000



2.0		. , , , ,		2000
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	PWM Module 1 Peripheral Ready
				Value Description
				1 PWM module 1 is ready for access.
				0 PWM module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	PWM Module 0 Peripheral Ready

Description

- PWM module 0 is ready for access. 1
- 0 PWM module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 151: Quadrature Encoder Interface Peripheral Ready (PRQEI), offset 0xA44


The **PRQEI** register indicates whether the QEI modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCQEI** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCQEI** bit is changed. A reset change is initiated if the corresponding **SRQEI** bit is changed from 0 to 1.

The **PRQEI** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Quadrature Encoder Interface Peripheral Ready (PRQEI)

Base 0x400F.E000 Offset 0xA44

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	QEI Module 1 Peripheral Ready
				Value Description
				1 QEI module 1 is ready for access.
				QEI module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	QEI Module 0 Peripheral Ready

- 1 QEI module 0 is ready for access.
- QEI module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 152: EEPROM Peripheral Ready (PREEPROM), offset 0xA58


The **PREEPROM** register indicates whether the EEPROM module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEEPROM bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEEPROM bit is changed. A reset change is initiated if the corresponding **SREEPROM** bit is changed from 0 to 1.

The **PREEPROM** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

EEPROM Peripheral Ready (PREEPROM)

Base 0x400F.E000

Offset 0xA58
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	EEPROM Module Peripheral Ready

- The EEPROM module is ready for access.
- 0 The EEPROM module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Register 153: 32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER), offset 0xA5C

The **PRWTIMER** register indicates whether the timer modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCWTIMER** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCWTIMER** bit is changed. A reset change is initiated if the corresponding **SRWTIMER** bit is changed from 0 to 1.

The **PRWTIMER** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER)

Base 0x400F.E000 Offset 0xA5C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	 			rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	rese	rved		1			R5	R4	R3	R2	R1	R0
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 5 is ready for access.
				32/64-bit wide timer module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 4 is ready for access.
				32/64-bit wide timer module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Peripheral Ready

- 1 32/64-bit wide timer module 3 is ready for access.
- 32/64-bit wide timer module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Peripheral Ready
				Value Description 32/64-bit wide timer module 2 is ready for access. 32/64-bit wide timer module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	 32/64-Bit Wide General-Purpose Timer 1 Peripheral Ready Value Description 32/64-bit wide timer module 1 is ready for access. 32/64-bit wide timer module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	 32/64-Bit Wide General-Purpose Timer 0 Peripheral Ready Value Description 32/64-bit wide timer module 0 is ready for access. 32/64-bit wide timer module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

6 System Exception Module

This module is an AHB peripheral that handles system-level Cortex-M4 FPU exceptions. For functions with registers mapped into this aperture; if the function is not available on a device, then all writes to the associated registers are ignored and reads return zeros.

6.1 Functional Description

The System Exception module provides control and status of the system-level interrupts. All the interrupt events are ORed together before being sent to the interrupt controller, so the System Exception module can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the System Exception Masked Interrupt Status (SYSEXCMIS) register. The interrupt events that can trigger a controller-level interrupt are defined in the System Exception Interrupt Mask (SYSEXCIM) register by setting the corresponding interrupt mask bits. If interrupts are not used, the raw interrupt status is always visible via the System Exception Raw Interrupt Status (SYSEXCRIS) register. Interrupts are always cleared (for both the SYSEXCMIS and SYSEXCRIS registers) by writing a 1 to the corresponding bit in the System Exception Interrupt Clear (SYSEXCIC) register.

6.2 Register Map

Table 6-1 on page 514 lists the System Exception module registers. The offset listed is a hexadecimal increment to the register's address, relative to the System Exception base address of 0x400F.9000.

Note: Spaces in the System Exception register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 6-1. System Exception Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SYSEXCRIS	RO	0x0000.0000	System Exception Raw Interrupt Status	515
0x004	SYSEXCIM	R/W	0x0000.0000	System Exception Interrupt Mask	517
0x008	SYSEXCMIS	RO	0x0000.0000	System Exception Masked Interrupt Status	519
0x00C	SYSEXCIC	W1C	0x0000.0000	System Exception Interrupt Clear	521

6.3 Register Descriptions


All addresses given are relative to the System Exception base address of 0x400F.9000.

Register 1: System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000

The SYSEXCRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

System Exception Raw Interrupt Status (SYSEXCRIS)

Base 0x400F.9000 Offset 0x000 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	FPIXCRIS	RO	0	Floating-Point Inexact Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 A floating-point inexact exception has occurred.
				This bit is cleared by writing a 1 to the <code>IXCIC</code> bit in the SYSEXCIC register.
4	FPOFCRIS	RO	0	Floating-Point Overflow Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 A floating-point overflow exception has occurred.
				This bit is cleared by writing a 1 to the OFCIC bit in the SYSEXCIC register.
3	FPUFCRIS	RO	0	Floating-Point Underflow Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 A floating-point underflow exception has occurred.

This bit is cleared by writing a 1 to the UFCIC bit in the SYSEXCIC register.

Bit/Field	Name	Туре	Reset	Description
2	FPIOCRIS	RO	0	Floating-Point Invalid Operation Raw Interrupt Status
				Value Description 0 No interrupt 1 A floating-point invalid operation exception has occurred. This bit is cleared by writing a 1 to the IOCIC bit in the SYSEXCIC register.
1	FPDZCRIS	RO	0	Floating-Point Divide By 0 Exception Raw Interrupt Status Value Description 0 No interrupt 1 A floating-point divide by 0 exception has occurred. This bit is cleared by writing a 1 to the DZCIC bit in the SYSEXCIC register.
0	FPIDCRIS	RO	0	Floating-Point Input Denormal Exception Raw Interrupt Status Value Description 0 No interrupt 1 A floating-point input denormal exception has occurred. This bit is cleared by writing a 1 to the IDCIC bit in the SYSEXCIC register.

be

Register 2: System Exception Interrupt Mask (SYSEXCIM), offset 0x004


The **SYSEXCIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

System Exception Interrupt Mask (SYSEXCIM)

Base 0x400F.9000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	R/W	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.
5	FPIXCIM	R/W	0	Floating-Point Inexact Exception Interrupt Mask
				Value Description
				O The FPIXCRIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the FPISCRIS bit in the SYSEXCRIS register is set.
4	FPOFCIM	R/W	0	Floating-Point Overflow Exception Interrupt Mask
				Value Description
				O The FPOFCIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the FPOFCRIS bit in the SYSEXCRIS register is set.
3	FPUFCIM	R/W	0	Floating-Point Underflow Exception Interrupt Mask
				Value Description
				0 The FPUFCRIS interrupt is suppressed and not sent to the

1

interrupt controller.

An interrupt is sent to the interrupt controller when the ${\tt FPUFCRIS}$ bit in the ${\tt SYSEXCRIS}$ register is set.

Bit/Field	Name	Туре	Reset	Description
2	FPIOCIM	R/W	0	Floating-Point Invalid Operation Interrupt Mask
				Value Description
				O The FPIOCRIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the FPIOCRIS bit in the SYSEXCRIS register is set.
1	FPDZCIM	R/W	0	Floating-Point Divide By 0 Exception Interrupt Mask
				Value Description
				O The FPDZCRIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the FPDZCRIS bit in the SYSEXCRIS register is set.
0	FPIDCIM	R/W	0	Floating-Point Input Denormal Exception Interrupt Mask
				Value Description
				O The FPIDCRIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the FPIDCRIS bit in the SYSEXCRIS register is set.

Register 3: System Exception Masked Interrupt Status (SYSEXCMIS), offset 800x0

The SYSEXCMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.


System Exception Masked Interrupt Status (SYSEXCMIS)

Base 0x400F.9000

Offset 0x008

3

Type RO, reset 0x0000.0000



Value Description

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to an overflow exception.

This bit is cleared by writing a 1 to the FPOFCIC bit in the SYSEXCIC

FPUFCMIS RO 0 Floating-Point Underflow Exception Masked Interrupt Status

Value Description

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to an underflow exception.

This bit is cleared by writing a 1 to the FPUFCIC bit in the SYSEXCIC register.

Bit/Field	Name	Туре	Reset	Description
2	FPIOCMIS	RO	0	Floating-Point Invalid Operation Masked Interrupt Status
				Value Description O An interrupt has not occurred or is masked. An unmasked interrupt was signaled due to an invalid operation. This bit is cleared by writing a 1 to the FPIOCIC bit in the SYSEXCIC register.
1	FPDZCMIS	RO	0	Floating-Point Divide By 0 Exception Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a divide by 0 exception.
				This bit is cleared by writing a 1 to the ${\tt FPDZCIC}$ bit in the ${\tt SYSEXCIC}$ register.
0	FPIDCMIS	RO	0	Floating-Point Input Denormal Exception Masked Interrupt Status
				Value Description
				O An interrupt has not occurred or is masked.
				1 An unmasked interrupt was signaled due to an input denormal exception.
				This bit is cleared by writing a 1 to the FPIDCIC bit in the SYSEXCIC

register.


520 November 08, 2011

Register 4: System Exception Interrupt Clear (SYSEXCIC), offset 0x00C

The SYSEXCIC register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

System Exception Interrupt Clear (SYSEXCIC)

Base 0x400F.9000 Offset 0x00C Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	W1C	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	FPIXCIC	W1C	0	Floating-Point Inexact Exception Interrupt Clear
				Writing a 1 to this bit clears the FPIXCRIS bit in the SYSEXCRIS register and the FPIXCMIS bit in the SYSEXCMIS register.
4	FPOFCIC	W1C	0	Floating-Point Overflow Exception Interrupt Clear
				Writing a 1 to this bit clears the FPOFCRIS bit in the SYSEXCRIS register and the FPOFCMIS bit in the SYSEXCMIS register.
3	FPUFCIC	W1C	0	Floating-Point Underflow Exception Interrupt Clear
				Writing a 1 to this bit clears the FPUFCRIS bit in the SYSEXCRIS register and the FPUFCMIS bit in the SYSEXCMIS register.
2	FPIOCIC	W1C	0	Floating-Point Invalid Operation Interrupt Clear
				Writing a 1 to this bit clears the FPIOCRIS bit in the SYSEXCRIS register and the FPIOCMIS bit in the SYSEXCMIS register.
1	FPDZCIC	W1C	0	Floating-Point Divide By 0 Exception Interrupt Clear
				Writing a 1 to this bit clears the FPDZCRIS bit in the SYSEXCRIS register and the FPDZCMIS bit in the SYSEXCMIS register.
0	FPIDCIC	W1C	0	Floating-Point Input Denormal Exception Interrupt Clear
				Writing a 1 to this bit clears the FPIDCRIS bit in the SYSEXCRIS register and the FPIDCMIS bit in the SYSEXCMIS register.

7 Hibernation Module

The Hibernation Module manages removal and restoration of power to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation module remaining powered. Power can be restored based on an external signal or at a certain time using the built-in Real-Time Clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.


The Hibernation module has the following features:

- 32-bit real-time seconds counter (RTC) with 1/32,768 second resolution
 - 32-bit RTC seconds match register and 15-bit sub seconds match for timed wake-up and interrupt generation with 1/32,768 second resolution
 - RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V_{BAT} is valid
- Low-battery detection, signaling, and interrupt generation, with optional wake on low battery
- GPIO pin state can be retained during hibernation
- Clock source from a 32.768-kHz external crystal or oscillator
- 16 32-bit words of battery-backed memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 **Block Diagram**

HIBCTL.CLK32EN XOSC0 Pre-Divider Interrupts

Figure 7-1. Hibernation Module Block Diagram



7.2 Signal Description

The following table lists the external signals of the Hibernation module and describes the function of each.

The RTCCLK signal is an alternate function for a GPIO signal and defaults to be a GPIO signal at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the RTCCLK signal. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 717) to assign the RTCCLK signal to the specified GPIO port pin. In addition, the AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 698) should be set to choose the RTCCLK function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

The remaining signals have a fixed pin assignment and function.

Table 7-1. Hibernate Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
GNDX	K11	fixed	<u>-</u>		GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.

Table 7-1. Hibernate Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
HIB	M12	fixed	0	TTL	An output that indicates the processor is in Hibernate mode.
RTCCLK	B11	PK4 (7)	0	TTL	Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernation mode.
VBAT	K12	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
WAKE	N13	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
xosc0	M10	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
XOSC1	N10	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

7.3 Functional Description

The Hibernation module provides two mechanisms for power control:

- The first mechanism controls the power to the microcontroller with a control signal (HIB) that signals an external voltage regulator to turn on or off.
- The second mechanism uses internal switches to control power to the Cortex-M4F as well as to most analog and digital functions while retaining I/O pin power (VDD3ON mode).

The Hibernation module power source is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (V_{DD}) or the battery/auxilliary voltage source (V_{BAT}). The Hibernation module also has an independent clock source to maintain a real-time clock (RTC) when the system clock is powered down. Hibernation mode can be entered through one of two ways:

- The user initiates hibernation by setting the HIBREQ bit in the **Hibernation Control (HIBCTL)** register
- Power is arbitrarily removed from V_{DD} while a valid V_{BAT} is applied

Once in hibernation, the module signals an external voltage regulator to turn the power back on when an external pin ($\overline{\text{WAKE}}$) is asserted or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low and optionally prevent hibernation or wake from hibernation when this occurs.

When waking from hibernation, the $\overline{\mathtt{HIB}}$ signal is deasserted. The return of V_{DD} causes a POR to be executed. The time from when the $\overline{\mathtt{WAKE}}$ signal is asserted to when code begins execution is equal to the wake-up time (t_{WAKE} TO HIB) plus the power-on reset time (t_{POR}).

7.3.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, hibernation registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_ACCESS}$, therefore software must guarantee that this delay is inserted between back-to-back writes to Hibernation registers or between a write followed by a read. The wc interrupt in the **HIBMIS** register can be used to notify the application when the Hibernation modules registers can be accessed. Alternatively, software may make use of the wc bit in the **Hibernation Control (HIBCTL)** register to ensure that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **HIBCTL** for wcc=1 prior to accessing any hibernation register.

Back-to-back reads from Hibernation module registers have no timing restrictions. Reads are performed at the full peripheral clock rate.

7.3.2 Hibernation Clock Source

In systems where the Hibernation module is used to put the microcontroller into hibernation, the module must be clocked by an external source that is independent from the main system clock, even if the RTC feature is not used. An external oscillator or crystal is used for this purpose. To use a crystal, a 32.768-kHz crystal is connected to the xosco and xosco pins. Alternatively, a 32.768-kHz oscillator can be connected to the xosco pin, leaving xosco unconnected. Care must be taken that the voltage amplitude of the 32.768-kHz oscillator is less than V_{BAT} , otherwise, the Hibernation module may draw power from the oscillator and not V_{BAT} during hibernation. See Figure 7-2 on page 526 and Figure 7-3 on page 526.

The Hibernation clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The CLK32EN bit must be set before accessing any other Hibernation module register. If a crystal is used for the clock source, the software must leave a delay of $t_{\text{HIBOSC_START}}$ after writing to the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed. When using an external clock source, the OSCBYP bit in the **HIBCTL** register should be set. When using a crystal clock source, the GNDX pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise as shown in Figure 7-2 on page 526. When using an external clock source, the GNDX pin should be connected to GND.




Figure 7-2. Using a Crystal as the Hibernation Clock Source with a Single Battery Source


Note: $X_1 = \text{Crystal frequency is } f_{XOSC_XTAL}.$

 $C_{1,2}$ = Capacitor value derived from crystal vendor load capacitance specifications.

 R_{PU} = Pull-up resistor is 200 k Ω

See "Hibernation Clock Source Specifications" on page 1416 for specific parameter values.

Figure 7-3. Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON Mode



Note: R_{PU} = Pull-up resistor is 1 M Ω


7.3.3 System Implementation

Several different system configurations are possible when using the Hibernation module:

- Using a single battery source, where the battery provides both V_{DD} and V_{BAT}, as shown in Figure 7-2 on page 526.
- Using the VDD3ON mode, where V_{DD} continues to be powered in hibernation, allowing the GPIO pins to retain their states, as shown in Figure 7-3 on page 526. In this mode, V_{DDC} is powered off internally.

- Using separate sources for V_{DD} and V_{BAT}. In this mode, additional circuitry is required for system start-up without a battery or with a depleted battery, see the schematics for the EK-LM4F232 board for more information.
- Using a regulator to provide both V_{DD} and V_{BAT} with a switch enabled by HIB to remove V_{DD} during hibernation as shown in Figure 7-4 on page 527.

Figure 7-4. Using a Regulator for Both V_{DD} and $V_{B\Delta T}$



Adding external capacitance to the V_{BAT} supply reduces the accuracy of the low battery measurement and should be avoided if possible. The diagrams referenced in this section only show the connection to the Hibernation pins and not to the full system.

If the application does not require the use of the Hibernation module, refer to "Connections for Unused Signals" on page 1406. In this situation, the HIB bit in the Run Mode Clock Gating Control Register 0 (RCGC0) and the Hibernation Run Mode Clock Gating Control (RCGCHIB) registers must be cleared, disabling the system clock to the Hibernation module and Hibernation module registers are not accessible.

7.3.4 Battery Management

Important: System-level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

The Hibernation module can be independently powered by a battery or an auxiliary power source using the \mathtt{VBAT} pin. The module can monitor the voltage level of the battery and detect when the voltage drops below $\mathtt{V}_{\mathtt{LOWBAT}}$. The voltage threshold can be between 1.9 V and 2.5 V and is configured using the $\mathtt{VBATSEL}$ field in the **HIBCTL** register. The module can also be configured so that it does not go into Hibernate mode if the battery voltage drops below this threshold. In addition, battery voltage is monitored while in hibernation, and the microcontroller can be configured to wake from hibernation if the battery voltage goes below the threshold using the BATWKEN bit in the **HIBCTL** register.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the HIBCTL register. In this configuration, the LOWBAT bit of the Hibernation Raw Interrupt Status (HIBRIS) register is set when the battery level is low. If the VABORT bit in the HIBCTL register

is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 531).

Note that the Hibernation module draws power from whichever source (V_{BAT} or V_{DD}) has the higher voltage. Therefore, it is important to design the circuit to ensure that V_{DD} is higher that V_{BAT} under nominal conditions or else the Hibernation module draws power from the battery even when V_{DD} is available.

7.3.5 Real-Time Clock

The Hibernation module includes a real-time clock that consists of a 32-bit seconds counter and a 15-bit sub seconds counter. The clock signal from the 32.768-kHz Hibernation oscillator provides the clock source for the RTC. A buffered version of the 32.768-kHz signal is available on the RTCCLK output. The RTC counters are reset by the Hibernation module reset. The RTC 32-bit seconds counter can be set by the user using the **Hibernation RTC Load (HIBRTCLD)** register. When the 32-bit seconds counter is set, the 15-bit sub second counter is cleared. The RTC value can be read by first reading the **HIBRTCC** register, reading the RTCSSC field in the **Hibernation RTC Sub Seconds (HIBRTCSS)** register, and then rereading the **HIBRTCC** register. If the two values for **HIBRTCC** are equal, the read is valid.

The Hibernation module also includes a 32-bit match register and a 15-bit field (RTCSSM) in the **HIBRTCSS** register that are compared to the value of the RTC 32-bit counter and 15-bit sub seconds counter. When a match occurs, the processor can be programmed to wake from Hibernation mode and/or to generate an interrupt to the processor. The match interrupt generation takes priority over the interrupt clear. Therefore, writes to the RTCALTO bit in the **Hibernation Interrupt Clear (HIBIC)** register do not clear the bit if the RTC equals the match value. The match interrupt is cleared when the RTC is disabled using the RTCEN bit in the **HIBCTL** register.

The RTC counting rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds, when bits [5:0] in the **HIBRTCC** register change from 0x00 to 0x01, to divide the input clock. This configuration allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate and down from 0x7FFF in order to speed up the RTC rate.

Care must be taken when using trim values that are near to the sub seconds match value in the **HIBRTCSS** register. It is possible when using trim values above 0x7FFF to receive two match interrupts for the same counter value. In addition, it is possible when using trim values below 0x7FFF to miss a match interrupt.

In the case of a trim value above 0x7FFF, when the RTCSSC value in the **HIBRTCSS** register reaches 0x7FFF, the RTCC value increments from 0x0 to 0x1 while the RTCSSC value is decreased by the trim amount. The RTCSSC value is counted up again to 0x7FFF before rolling over to 0x0 to begin counting up again. If the match value is within this range, the match interrupt is triggered twice. For example, as shown in Table 7-2 on page 528, if the match interrupt was configured with RTCM0=0x1 and RTCSSM=0x7FFD, two interrupts would be triggered.

Table 7-2. Counter Behavior with a TRIM Value of 0x8003

RTCC [6:0]	RTCSSC
0x00	0x7FFD
0x00	0x7FFE
0x00	0x7FFF

Table 7-2. Counter Behavior with a TRIM Value of 0x8003 (continued)

RTCC [6:0]	RTCSSC
0x01	0x7FFC
0x01	0x7FFD
0x01	0x7FFE
0x01	0x7FFF
0x01	0x0
0x01	0x1
-	-
0x01	0x7FFB
0x01	0x7FFC
0x01	0x7FFD
0x01	0x7FFE
0x01	0x7FFF
0x02	0x0

In the case of a trim value below 0x7FFF, the RTCSSC value is advanced from 0x7FFF to the trim value while the RTCC value is incremented from 0x0 to 0x1. If the match value is within that range, the match interrupt is not triggered. For example, as shown in Table 7-3 on page 529, if the match interrupt was configured with RTCM0=0x1 and RTCSSM=0x2, an interrupt would never be triggered.

Table 7-3. Counter Behavior with a TRIM Value of 0x7FFC

RTCC [6:0]	RTCSSC
0x00	0x7FFD
0x00	0x7FFE
0x00	0x7FFF
0x01	0x3
0x01	0x4
0x01	0x5

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 531). As long as the RTC is enabled and a valid V_{BAT} is present, the RTC continues counting, regardless of whether V_{DD} is present or if the part is in hibernation.

7.3.6 Battery-Backed Memory

The Hibernation module contains 16 32-bit words of memory that are powered from the battery or auxiliary power supply and therefore retained during hibernation. The processor software can save state information in this memory prior to hibernation and recover the state upon waking. The battery-backed memory can be accessed through the **HIBDATA** registers. If both V_{DD} and V_{BAT} are removed, the contents of the **HIBDATA** registers are not retained.

7.3.7 Power Control Using HIB

Important: The Hibernation Module requires special system implementation considerations when using HIB to control power, as it is intended to power-down all other sections of the

microcontroller. All system signals and power supplies that connect to the chip must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\text{HIB}}$.

The Hibernation module controls power to the microcontroller through the use of the $\overline{\text{HIB}}$ pin which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V to the microcontroller and other circuits. When the $\overline{\text{HIB}}$ signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller and any parts of the system that are powered by the regulator. The Hibernation module remains powered from the V_{BAT} supply (which could be a battery or an auxiliary power source) until a Wake event. Power to the microcontroller is restored by deasserting the $\overline{\text{HIB}}$ signal, which causes the external regulator to turn power back on to the chip.

7.3.8 Power Control Using VDD3ON Mode

The Hibernation module may also be configured to cut power to all internal modules. While in this state, all pins are held in the state they were in prior to entering hibernation. For example, inputs remain inputs; outputs driven high remain driven high, and so on. In the VDD3ON mode, the regulator should maintain 3.3 V power to the microcontroller during Hibernate. This power control mode is enabled by setting the VDD3ON bit in **HIBCTL**.

7.3.9 Initiating Hibernate

Hibernation mode is initiated when the HIBREQ bit of the **HIBCTL** register is set. If a wake up condition has not been configured using the PINWEN or RTCWEN bits in the **HIBCTL** register, the hibernation request is ignored. If a Flash memory write operation is in progress when the HIBREQ bit is set, an interlock feature holds off the transition into Hibernation mode until the write has completed. In addition, if the battery voltage is below the threshold voltage defined by the VBATSEL field in the **HIBCTL** register, the hibernation request is ignored.

7.3.10 Waking from Hibernate

The Hibernation module is configured to wake from the external WAKE pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Note that the WAKE pin uses the Hibernation module's internal power supply as the logic 1 reference.

Upon either external wake-up or RTC match, the Hibernation module delays coming out of hibernation until V_{DD} is above the minimum specified voltage, see Table 25-2 on page 1409.

When the Hibernation module wakes, the microcontroller performs a normal power-on reset. Note that this reset does not reset the Hibernation module, but does reset the rest of the microcontroller. Software can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 531) and by looking for state data in the battery-backed memory (see "Battery-Backed Memory" on page 529).

7.3.11 Arbitrary Power Removal

If the CLK32EN bit is set and either the PINWEN bit or the RTCEN bit is set, the microcontroller goes into hibernation if V_{DD} is arbitrarily removed. The microcontroller wakes from hibernation when power is reapplied. If the CLK32EN bit is set but neither the PINWEN bit nor the RTCEN bit is set, the microcontroller still goes into hibernation if power is removed, however, when V_{DD} is reapplied, the MCU executes a cold POR and the Hibernation module is reset. If the CLK32EN bit is not set and V_{DD} is arbitrarily removed, the part is simply powered off and executes a cold POR when power is reapplied.

If V_{DD} is arbitrarily removed while a Flash memory write operation is in progress, the write operation must be retried after V_{DD} is reapplied.

7.3.12 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected
- Write complete/capable

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **Hibernation Masked Interrupt Status (HIBMIS)** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used after waking from hibernation to see if a wake condition was caused by one of the events above or by a power loss.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **Hibernation Interrupt Mask (HIBIM)** register. Pending interrupts can be cleared by writing the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register.

7.4 Initialization and Configuration

The Hibernation module has several different configurations. The following sections show the recommended programming sequence for various scenarios. Because the Hibernation module runs at 32.768 kHz and is asynchronous to the rest of the microcontroller, which is run off the system clock, software must allow a delay of $t_{HIB_REG_ACCESS}$ after writes to registers (see "Register Access Timing" on page 525). The WC interrupt in the **HIBMIS** register can be used to notify the application when the Hibernation modules registers can be accessed.

7.4.1 Initialization

The Hibernation module comes out of reset with the system clock enabled to the module, but if the system clock to the module has been disabled, then it must be re-enabled, even if the RTC feature is not used. See page 393.

If a 32.768-kHz crystal is used as the Hibernation module clock source, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. Wait until the wc interrupt in the **HIBMIS** register has been triggered before performing any other operations with the Hibernation module.

If a 32.678-kHz single-ended oscillator is used as the Hibernation module clock source, then perform the following steps:

1. Write 0x0001.0040 to the **HIBCTL** register at offset 0x10 to enable the oscillator input and bypass the on-chip oscillator.

2. Wait until the WC interrupt in the **HIBMIS** register has been triggered before performing any other operations with the Hibernation module.

The above steps are only necessary when the entire system is initialized for the first time. If the microcontroller has been in hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

Table 7-4 on page 532 illustrates how the clocks function with various bit setting both in normal operation and in hibernation.

Table 7-4. Hibernation Module Clock Operation

CLK32EN	PINWEN	RTCWEN	RTCEN	Result Normal Operation	Result Hibernation
0	Х	Х	Х	Hibernation module disabled	Hibernation module disabled
1	0	0	1	RTC match capability enabled.	No hibernation
1	0	1	1	Module clocked	RTC match for wake-up event
1	1	0	0	Module clocked	Clock is powered down during hibernation and powered up again on external wake-up event.
1	1	0	1	Module clocked	Clock is powered up during hibernation for RTC. Wake up on external event.
1	1	1	1	Module clocked	RTC match or external wake-up event, whichever occurs first.

7.4.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- Write 0x0000.0040 to the HIBCTL register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- 3. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 4. Set the required RTC match interrupt mask in the RTCALT0 in the HIBIM register at offset 0x014.
- 5. Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.4.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

- Write 0x0000.0040 to the HIBCTL register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- **3.** Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C. This write causes the 15-bit sub seconds counter to be cleared.
- **4.** Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x06F.

5. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004B to the **HIBCTL** register at offset 0x010.

7.4.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external $\overline{\mathtt{WAKE}}$ pin as the wake-up source for the microcontroller:

- Write 0x0000.0040 to the HIBCTL register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x06F.
- **3.** Enable the external wake and start the hibernation sequence by writing 0x0000.0052 to the **HIBCTL** register at offset 0x010.

Note that in this mode, if the RTC is disabled, then the Hibernation clock source is powered down during Hibernation mode and is powered up again on the external wake event to save power during hibernation. If the RTC is enabled before hibernation, it continues to operate during hibernation.

7.4.5 RTC or External Wake-Up from Hibernation

- 1. Write 0x0000.0040 to the **HIBCTL** register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- 3. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C. This write causes the 15-bit sub seconds counter to be cleared.
- 4. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x06F.
- **5.** Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005B to the **HIBCTL** register at offset 0x010.

7.5 Register Map

Table 7-5 on page 534 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000. Note that the system clock to the Hibernation module must be enabled before the registers can be programmed (see page 393). There must be a delay of 3 system clocks after the Hibernation module clock is enabled before any Hibernation module registers are accessed. In addition, the CLK32EN bit in the **HIBCTL** register must be set before accessing any other Hibernation module register.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Important: The Hibernation module registers are reset under two conditions:

1. A system reset when the RTCEN and the PINWEN bits in the **HIBCTL** register are both cleared.

2. A cold POR, when both the $\rm V_{\rm DD}$ and $\rm V_{\rm BAT}$ supplies are removed.

Any other reset condition is ignored by the Hibernation module.

Table 7-5. Hibernation Module Register Map

Offset	Name	Type	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	535
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	536
0x00C	HIBRTCLD	R/W	0x0000.0000	Hibernation RTC Load	537
0x010	HIBCTL	R/W	0x8000.0000	Hibernation Control	538
0x014	HIBIM	R/W	0x0000.0000	Hibernation Interrupt Mask	542
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	544
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	546
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	548
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	549
0x028	HIBRTCSS	R/W	0x7FFF.0000	Hibernation RTC Sub Seconds	550
0x030- 0x06F	HIBDATA	R/W	-	Hibernation Data	551

7.6 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.


The RTC counter consists of a 32-bit seconds counter and a 15-bit sub seconds counter. The RTC counters are reset by the Hibernation module reset. The RTC 32-bit seconds counter can be set by the user using the **HIBRTCLD** register. When the 32-bit seconds counter is set, the 15-bit sub second counter is cleared.

The RTC value can be read by first reading the **HIBRTCC** register, reading the RTCSSC field in the **HIBRTCS** register, and then rereading the **HIBRTCC** register. If the two values for **HIBRTCC** are equal, the read is valid.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000



A read returns the 32-bit counter value, which represents the seconds elapsed since the RTC was enabled. This register is read-only. To change the value, use the **HIBRTCLD** register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004


This register is the 32-bit seconds match register for the RTC counter. The 15-bit sub second match value is stored in the reading the RTCSSC field in the **HIBRTCSS** register and can be used in conjunction with this register for a more precise time match.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000 Offset 0x004

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 RTCM0 R/W 0xFFF.FFFF RTC Match 0

A write loads the value into the RTC match register.

A read returns the current match value.

Register 3: Hibernation RTC Load (HIBRTCLD), offset 0x00C


This register is used to load a 32-bit value loaded into the RTC counter. The load occurs immediately upon this register being written. When this register is written, the 15-bit sub seconds counter is also cleared.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the **HIBCTL** register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000

Offset 0x00C Type R/W, reset 0x0000.0000



A write loads the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.


Register 4: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module. This register must be written last before a hibernate event is issued. Writes to other registers after the HIBREQ bit is set are not guaranteed to complete before hibernation is entered.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010

Type R/W, reset 0x8000.0000



Bit/Field	Name	Туре	Reset	Description
31	WRC	RO	1	Write Complete/Capable

Value Description

- The interface is processing a prior write and is busy. Any write operation that is attempted while WRC is 0 results in undetermined behavior.
- 1 The interface is ready to accept a write.

Software must poll this bit between write requests and defer writes until $\mathtt{WRC}\text{=}1$ to ensure proper operation.

The bit name WRC means "Write Complete," which is the normal use of the bit (between write accesses). However, because the bit is set out-of-reset, the name can also mean "Write Capable" which simply indicates that the interface may be written to by software. This difference may be exploited by software at reset time to detect which method of programming is appropriate: 0 = software delay loops required; 1 = WRC paced available.

30:19	reserved	RO	0x000

R/W

0

OSCHYS

18

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

32.768-kHz Oscillator Hysteresis Control

This bit is used to prevent self oscillations when the Hibernation oscillator is powered down or does not have a crystal attached. For lowest power states, this should be set.

- Hysteresis is enabled.
- Hysteresis is disabled.

Bit/Field	Name	Туре	Reset	Description
17	OSCDRV	R/W	0	Oscillator Drive Capability
				This bit is used to compensate for larger or smaller filtering capacitors.
				Note: This bit is not meant to be changed once the Hibernation oscillator has started. Oscillator stability is not guaranteed if the user changes this value after the the oscillator is running.
				Value Description
				1 High drive strength is enabled, 24 pF.
				0 Low drive strength is enabled, 12 pF.
16	OSCBYP	R/W	0	Oscillator Bypass
				Value Description
				The internal 32.768-kHz Hibernation oscillator is disabled and powered down. This bit should be set when using a single-ended oscillator attached to XOSCO.
				The internal 32.768-kHz Hibernation oscillator is enabled. This bit should be cleared when using an external 32.768-kHz crystal.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:13	VBATSEL	R/W	0x1	Select for Low-Battery Comparator
				This field selects the battery level that is used when checking the battery status. If the battery voltage is below the specified level, the LOWBAT interrupt bit in the HIBRIS register is set.
				Value Description
				0x0 1.9 Volts
				0x1 2.1 Volts (default)
				0x2 2.3 Volts
				0x3 2.5 Volts
12:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	BATCHK	R/W	0	Check Battery Status
				Value Description
				When read, indicates the low battery comparator cycle has not completed.
				Setting this bit initiates a low battery comparator cycle. If the battery voltage is below the level specified by VBATSEL field, the LOWBAT interrupt bit in the HIBRIS register is set. A hibernation request is held off if a battery check is in progress.
				When read, indicates that the low batter comparator cycle is not active.
				Writing a 0 has no effect.

November 08, 2011 539

Bit/Field	Name	Туре	Reset	Description
9	BATWKEN	R/W	0	Wake on Low Battery
				Value Description
				When this bit is set, the battery voltage level is checked every 512 seconds while in hibernation. If the voltage is below the level specified by VBATSEL field, the microcontroller wakes from hibernation and the LOWBAT interrupt bit in the HIBRIS register is set.
				The battery voltage level is not automatically checked. Low battery voltage does not cause the microcontroller to wake from hibernation.
8	VDD3ON	R/W	0	VDD Powered
				Value Description
				The internal switches control the power to the on-chip modules (VDD3ON mode).
				The internal switches are not used. The HIB signal should be used to control an external switch or regulator.
				Note that regardless of the status of the VDD30N bit, the $\overline{\tt HIB}$ signal is asserted during Hibernate mode. Thus, when VDD30N is set, the $\overline{\tt HIB}$ signal should not be connected to the 3.3V regulator, and the 3.3V power source should remain connected. When this bit is set while in hibernation, all pins are held in the state they were in prior to entering hibernation. For example, inputs remain inputs; outputs driven high remain driven high, and so on.
7	VABORT	R/W	0	Power Cut Abort Enable
				Value Description
				When this bit is set, the battery voltage level is checked before entering hibernation. If V _{BAT} is less than the voltage specified by VBATSEL, the microcontroller does not go into hibernation.
				The microcontroller goes into hibernation regardless of the voltage level of the battery.
6	CLK32EN	R/W	0	Clocking Enable This bit must be enabled to use the Hibernation module.
				Value Description 1 The Hibernation module clock source is enabled.
				 The Hibernation module clock source is enabled. The Hibernation module clock source is disabled.
				o The Hibernation module clock source is disabled.

Bit/Field	Name	Туре	Reset	Descripti	on
5	LOWBATEN	R/W	0	Low Batt	ery Monitoring Enable
				Value	Description
				1	Low battery voltage detection is enabled. When this bit is set, the battery voltage level is checked before entering hibernation. If V _{BAT} is less than the voltage specified by VBATSEL, the LOWBAT bit in the HIBRIS register is set.
				0	Low battery monitoring is disabled.
4	PINWEN	R/W	0	External	WAKE Pin Enable
				Value	Description
				1	An assertion of the $\overline{\mathtt{WAKE}}$ pin takes the microcontroller out of hibernation.
				0	The status of the $\overline{\mathtt{WAKE}}$ pin has no effect on hibernation.
3	RTCWEN	R/W	0	RTC Wal	ke-up Enable
				Value	Description
				1	An RTC match event (the value the HIBRTCC register matches the value of the HIBRTCM0 register and the value of the RTCSSC field matches the RTCSSM field in the HIBRTCSS register) takes the microcontroller out of hibernation.
				0	An RTC match event has no effect on hibernation.
2	reserved	RO	0	compatib	should not rely on the value of a reserved bit. To provide illity with future products, the value of a reserved bit should be d across a read-modify-write operation.
1	HIBREQ	R/W	0	Hibernati	on Request
				Value	Description
				1	Set this bit to initiate hibernation.
				0	No hibernation request.
				After a w	ake-up event, this bit is automatically cleared by hardware.
					ation request is ignored if both the PINWEN and RTCWEN bits
				A hiberna	ation request is held off if the BATCHK bit is set.
0	RTCEN	R/W	0	RTC Tim	er Enable
				Value	Description
				1	The Hibernation module RTC is enabled.
				0	The Hibernation module RTC is disabled.


Register 5: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources. Each bit in this register masks the corresponding bit in the **Hibernation Raw Interrupt Status (HIBRIS)** register. If a bit is unmasked, the interrupt is sent to the interrupt controller. If the bit is masked, the interrupt is not sent to the interrupt controller. If the WC bit is set before the CLK32EN has been set, the mask value is not preserved over a hibernate cycle unless the bit is written a second time.

Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000 Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	WC	R/W	0	External Write Complete/Capable Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the WC bit in the HIBRIS register is set.
				O The WC interrupt is suppressed and not sent to the interrupt controller.
3	EXTW	R/W	0	External Wake-Up Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the EXTW bit in the HIBRIS register is set.
				O The EXTW interrupt is suppressed and not sent to the interrupt controller.
2	LOWBAT	R/W	0	Low Battery Voltage Interrupt Mask
				Value Description

Value Description

- 1 An interrupt is sent to the interrupt controller when the LOWBAT bit in the HIBRIS register is set.
- 0 The LOWBAT interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RTCALT0	R/W	0	RTC Alert 0 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RTCALTO bit in the HIBRIS register is set.
				O The RTCALTO interrupt is suppressed and not sent to the interrupt controller.

Register 6: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources. Each bit can be masked by clearing the corresponding bit in the **HIBIM** register. When a bit is masked, the interrupt is not sent to the interrupt controller. Bits in this register are cleared by writing a 1 to the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register or by entering hibernation.


Hibernation Raw Interrupt Status (HIBRIS)

reserved

RO

Base 0x400F.C000 Offset 0x018

Offset 0x018 Type RO, reset 0x0000.0000



0

0

The battery voltage dropped below V_{LOWBAT} .

preserved across a read-modify-write operation.

The battery voltage has not dropped below V_{LOWBAT}.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

This bit is cleared by writing a 1 to the LOWBAT bit in the HIBIC register.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Raw Interrupt Status
				Value Description
				The value of the HIBRTCC register matches the value in the HIBRTCM0 register and the value of the RTCSSC field matches the RTCSSM field in the HIBRTCSS register.
				0 No match
				This bit is cleared by writing a 1 to the ${\tt RTCALT0}$ bit in the \textbf{HIBIC} register.

November 08, 2011 545


Register 7: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources. Bits in this register are the AND of the corresponding bits in the HIBRIS and HIBIM registers. When both corresponding bits are set, the bit in this register is set, and the interrupt is sent to the interrupt controller.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	WC	RO	0	Write Complete/Capable Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the WRC bit being set.
				0 The WRC bit has not been set or the interrupt is masked.
				This bit is cleared by writing a 1 to the \mathtt{WC} bit in the HIBIC register.
3	EXTW	RO	0	External Wake-Up Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to a WAKE pin assertion.
				O An external wake-up interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the EXTW bit in the HIBIC register.
2	LOWBAT	RO	0	Low Battery Voltage Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to a low battery voltage condition.
				0 A low battery voltage interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LOWBAT bit in the HIBIC register.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to an RTC match. 0 An RTC match interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the RTCALTO bit in the HIBIC register.


November 08, 2011 547

Register 8: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources. Writing a 1 to a bit clears the corresponding interrupt in the **HIBRIS** register.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000 Offset 0x020 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	WC	R/W1C	0	Write Complete/Capable Masked Interrupt Clear
				Writing a 1 to this bit clears the \mathtt{WC} bit in the HIBRIS and HIBMIS registers.
				Reads return an indeterminate value.
3	EXTW	R/W1C	0	External Wake-Up Masked Interrupt Clear
				Writing a 1 to this bit clears the EXTW bit in the HIBRIS and HIBMIS registers.
				Reads return an indeterminate value.
2	LOWBAT	R/W1C	0	Low Battery Voltage Masked Interrupt Clear
				Writing a 1 to this bit clears the ${\tt LOWBAT}$ bit in the HIBRIS and HIBMIS registers.
				Reads return an indeterminate value.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RTCALT0	R/W1C	0	RTC Alert0 Masked Interrupt Clear
				Writing a 1 to this bit clears the RTCALT0 bit in the HIBRIS and HIBMIS registers.

Reads return an indeterminate value.

Note:

The timer interrupt source cannot be cleared if the RTC value and the HIBRTCM0 register / RTCMSS field values are equal. The match interrupt takes priority over the interrupt clear.

Register 9: Hibernation RTC Trim (HIBRTCT), offset 0x024


This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles, where N is the number of clock cycles to add or subtract every 63 seconds.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000

Offset 0x024 Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TRIM	R/W	0x7FFF	RTC Trim Value

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. Compensation can be adjusted by software by moving the default value of 0x7FFF up or down. Moving the value up slows down the RTC and moving the value down speeds up the RTC.

Register 10: Hibernation RTC Sub Seconds (HIBRTCSS), offset 0x028


This register contains the RTC sub seconds counter and match values. The RTC value can be read by first reading the **HIBRTCC** register, reading the RTCSSC field in the **HIBRTCS** register, and then rereading the **HIBRTCC** register. If the two values for **HIBRTCC** are equal, the read is valid.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the **HIBCTL** register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation RTC Sub Seconds (HIBRTCSS)

Base 0x400F.C000 Offset 0x028

Type R/W, reset 0x7FFF.0000



Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:16	RTCSSM	R/W	0x7FFF	RTC Sub Seconds Match
				A write loads the value into the RTC sub seconds match register in 1/32,768 of a second increments.
				A read returns the current 1/32,768 seconds match value.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:0	RTCSSC	RO	0x0000	RTC Sub Seconds Count
				A read returns the sub second RTC count in 1/32,768 seconds.


Register 11: Hibernation Data (HIBDATA), offset 0x030-0x06F

This address space is implemented as a 16x32-bit memory (64 bytes). It can be loaded by the system processor in order to store state information and does not lose power during a power cut operation as long as a battery is present. The MEMPD bit in the **HIBCTL** register must be clear in order to be able to access the **HIBDATA** registers.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 525.

Hibernation Data (HIBDATA)

Base 0x400F.C000 Offset 0x030-0x06F Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	RTD	R/W	_	Hibernation Module NV Data

8 Internal Memory

The LM4F232H5BB microcontroller comes with 32 KB of bit-banded SRAM, internal ROM, 256 KB of Flash memory, and 2KB of EEPROM. The Flash memory controller provides a user-friendly interface, making Flash memory programming a simple task. Flash memory protection can be applied to the Flash memory on a 2-KB block basis. The EEPROM module provides a well-defined register interface to support accesses to the EEPROM with both a random access style of read and write as well as a rolling or sequential access scheme. A password model allows the application to lock one or more EEPROM blocks to control access on 16-word boundaries.

8.1 Block Diagram

Figure 8-1 on page 552 illustrates the internal SRAM, ROM, and Flash memory blocks and control logic. The dashed boxes in the figure indicate registers residing in the System Control module.





Figure 8-1. Internal Memory Block Diagram

Figure 8-2 on page 553 illustrates the internal EEPROM block and control logic. The EEPROM block is connected to the AHB bus.

Figure 8-2. EEPROM Block Diagram



8.2 Functional Description

This section describes the functionality of the SRAM, ROM, Flash, and EEPROM memories.

Note: The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

8.2.1 **SRAM**

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM provides bit-banding technology in the processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 97.

Note: The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

8.2.2 ROM

The internal ROM of the Stellaris device is located at address 0x0100.0000 of the device memory map. Detailed information on the ROM contents can be found in the *Stellaris® ROM User's Guide*.

The ROM contains the following components:

- Stellaris Boot Loader and vector table
- Stellaris Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error detection functionality

The boot loader is used as an initial program loader (when the Flash memory is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader). The Peripheral Driver Library APIs in ROM can be called by applications, reducing Flash memory requirements and freeing the Flash memory to be used for other purposes (such as additional features in the application). Advance Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government and Cyclic Redundancy Check (CRC) is a technique to validate a span of data has the same contents as when previously checked.

8.2.2.1 Boot Loader Overview

The Stellaris Boot Loader is used to download code to the Flash memory of a device without the use of a debug interface. When the core is reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal in Ports A-H as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the following sequence is performed:

- 1. The **BOOTCFG** register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

The boot loader uses a simple packet interface to provide synchronous communication with the device. The speed of the boot loader is determined by the internal oscillator (PIOSC) frequency as it does not enable the PLL. The following serial interfaces can be used:

- UART0
- SSI0
- I²C0
- USB

For simplicity, both the data format and communication protocol are identical for all serial interfaces.

Note: The Flash-memory-resident version of the Boot Loader also supports CAN.

See the Stellaris® Boot Loader User's Guide for information on the boot loader software.

8.2.2.2 Stellaris Peripheral Driver Library

The Stellaris Peripheral Driver Library contains a file called driverlib/rom.h that assists with calling the peripheral driver library functions in the ROM. The detailed description of each function is available in the Stellaris® ROM User's Guide. See the "Using the ROM" chapter of the Stellaris® Peripheral Driver Library User's Guide for more details on calling the ROM functions and using driverlib/rom.h.

A table at the beginning of the ROM points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at 0x0100.0010, right after the Cortex-M4F vector table in the ROM.

DriverLib functions are described in detail in the Stellaris® Peripheral Driver Library User's Guide.

Additional APIs are available for graphics and USB functions, but are not preloaded into ROM. The Stellaris Graphics Library provides a set of graphics primitives and a widget set for creating graphical user interfaces on Stellaris microcontroller-based boards that have a graphical display (for more information, see the *Stellaris*® *Graphics Library User's Guide*). The Stellaris USB Library is a set of data types and functions for creating USB Device, Host or On-The-Go (OTG) applications on Stellaris microcontroller-based boards (for more information, see the *Stellaris*® *USB Library User's Guide*).

8.2.2.3 Advanced Encryption Standard (AES) Cryptography Tables

AES is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration. Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. See the *Stellaris® ROM User's Guide* for more information on AES.

8.2.2.4 Cyclic Redundancy Check (CRC) Error Detection

The CRC technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily. See the *Stellaris® ROM User's Guide* for more information on CRC.

8.2.3 Flash Memory

At system clock speeds of 40 MHz and below, the Flash memory is read in a single cycle. The Flash memory is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to program 32 continuous words in Flash memory in half the time of programming the words individually. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

8.2.3.1 Prefetch Buffer

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 40 MHz. In this mode, the Flash memory operates at half of the system clock. The prefetch buffer fetches two 32-bit words per clock allowing instructions to be fetched with no wait states while code is executing linearly. The fetch buffer includes a branch speculation mechanism that recognizes a branch and avoids extra wait states by not reading the next word pair. Also, short loop branches often stay in the buffer. As a result, some branches can be executed with no wait states. Other branches incur a single wait state.

8.2.3.2 Flash Memory Protection

The user is provided two forms of Flash memory protection per 2-KB Flash memory block in four pairs of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 8-1 on page 556.

Table 8-1. Flash Memory Protection Policy Combinations

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt

(by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases. Note that if a **FMPREn** bit is cleared, all read accesses to the Flash memory block are disallowed, including any data accesses. Care must be taken not to store required data in a Flash memory block that has the associated **FMPREn** bit cleared.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are effective immediately, but are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Non-Volatile Register Programming" on page 559.

8.2.3.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 575) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 572).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 577).

8.2.3.4 Flash Memory Programming

The Stellaris devices provide a user-friendly interface for Flash memory programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data (FMD)**, and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 207.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

Note: When programming Flash memory, the following characteristics of the memory must be considered:

- Only an erase can change bits from 0 to 1.
- A write can only change bits from 1 to 0. If the write attempts to change a 0 to a 1, the write fails and no bits are changed.
- lacktriangledown A flash operation can be started before entering Sleep or Deep-sleep mode (using the wait for interrupt instruction, wfi), but will not complete while in Sleep or Deep-sleep.

Instead, the operation completes after an event has woken the system. This means that you cannot rely on the PRIS bit in the **Flash Controller Raw Interrupt Status (FCRIS)** register to actually wake the device from Sleep or Deep-Sleep.

To program a 32-bit word

- Write source data to the FMD register.
- 2. Write the target address to the FMA register.
- 3. Write the Flash memory write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- **4.** Poll the **FMC** register until the WRITE bit is cleared.

To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the Flash memory write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

To perform a mass erase of the Flash memory

- Write the Flash memory write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the **FMC** register until the MERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the **FCIM** register.

8.2.3.5 32-Word Flash Memory Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by programming 2 32-bit words at a time, allowing 32 words to be programmed in the same time as 16. The data for the buffered write is written to the **Flash Write Buffer (FWBn)** registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash memory write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash memory write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

To program 32 words with a single buffered Flash memory write operation

- 1. Write the source data to the **FWBn** registers.
- 2. Write the target address to the **FMA** register. This must be a 32-word aligned address (that is, bits [6:0] in **FMA** must be 0s).

- 3. Write the Flash memory write key and the WRBUF bit (a value of 0xA442.0001) to the **FMC2** register.
- **4.** Poll the **FMC2** register until the WRBUF bit is cleared or wait for the PMIS interrupt to be signaled.

8.2.3.6 Non-Volatile Register Programming

This section discusses how to update the registers shown in Table 8-2 on page 560 that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. With the exception of the **Boot Configuration (BOOTCFG)** register, the settings in these registers can be written, their functions verified, and their values read back before they are committed, at which point they become non-volatile. If a value in one of these registers has not been committed, a power-on reset restores the last committed value or the default value if the register has never been committed. Other types of reset have no effect. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in "Recovering a "Locked" Microcontroller" on page 207.

To write to a non-volatile register:

- Bits can only be changed from 1 to 0.
- For all registers except the **BOOTCFG** register, write the data to the register address provided in the register description. For the **BOOTCFG** register, write the data to the **FMD** register.
- The registers can be read to verify their contents. To verify what is to be stored in the **BOOTCFG** register, read the **FMD** register. Reading the **BOOTCFG** register returns the previously committed value or the default value if the register has never been committed.
- The new values are effectively immediately for all registers except **BOOTCFG**, as the new value for the register is not stored in the register until it has been committed.
- Prior to committing the register value, a power-on reset restores the last committed value or the default value if the register has never been committed.

To commit a new value to a non-volatile register:

- Write the data as described above.
- Write to the **FMA** register the value shown in Table 8-2 on page 560.
- Write the Flash memory write key and set the COMT bit in the **FMC** register. These values must be written to the **FMC** register at the same time.
- Committing a non-volatile register has the same timing as a write to regular Flash memory, defined by T_{PROG64}, as shown in Table 25-21 on page 1421. Software can poll the COMT bit in the **FMC** register to determine when the operation is complete, or an interrupt can be enabled by setting the PMASK bit in the **FCIM** register.
- When committing the **BOOTCFG** register, the INVDRIS bit in the **FCRIS** register is set if a bit that has already been committed as a 0 is attempted to be committed as a 1.
- Once the value has been committed, a power-on reset has no effect on the register contents.
- Changes to the BOOTCFG register are effective after the next power-on reset.

■ Once the NW bit has been changed to 0 and committed, further changes to the **BOOTCFG** register are not allowed.

Important: After being committed, these registers can only be restored to their factory default values by performing the sequence described in "Recovering a "Locked"
 Microcontroller" on page 207. The mass erase of the main Flash memory array caused by the sequence is performed prior to restoring these registers.

Table 8-2. User-Programmable Flash Memory Resident Registers

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0006	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_REG2	0x8000.0002	USER_REG2
USER_REG3	0x8000.0003	USER_REG3
BOOTCFG	0x7510.0000	FMD

8.2.4 **EEPROM**

The LM4F232H5BB microcontroller includes an EEPROM with the following features:

- 2K bytes of memory accessible as 512 32-bit words
- 32 blocks of 16 words (64 bytes) each
- Built-in wear leveling
- Access protection per block
- Lock protection option for the whole peripheral as well as per block using 32-bit to 96-bit unlock codes (application selectable)
- Interrupt support for write completion to avoid polling
- Endurance of 500K writes (when writing at fixed offset in every alternate page in circular fashion) to 15M operations (when cycling through two pages) per each 2-page block.

8.2.4.1 Functional Description

The EEPROM module provides a well-defined register interface to support accesses to the EEPROM with both a random access style of read and write as well as a rolling or sequential access scheme.

A protection mechanism allows locking EEPROM blocks to prevent writes under a set of circumstances as well as reads under the same or different circumstances. The password model allows the application to lock one or more EEPROM blocks to control access on 16-word boundaries.

Blocks

There are 32 blocks of 16 words each in the EEPROM. Bytes and half-words can be read, and these accesses do not have to occur on a word boundary. The entire word is read and any unneeded data is simply ignored. They are writable only on a word basis. To write a byte, it is necessary to read the word value, modify the appropriate byte, and write the word back.

Each block is addressable as an offset within the EEPROM, using a block select register. Each word is offset addressable within the selected block.

The current block is selected by the **EEPROM Current Block (EEBLOCK)** register. The current offset is selected and checked for validity by the **EEPROM Current Offset (EEOFFSET)** register. The application may write the **EEOFFSET** register any time, and it is also automatically incremented when the **EEPROM Read-Write with Increment (EERDWRINC)** register is accessed. However, the **EERDWRINC** register does not increment the block number, but instead wraps within the block.

Blocks are individually protectable. Attempts to read from a block for which the application does not have permission return 0xFFFF.FFFF. Attempts to write into a block for which the application does not have permission results in an error in the **EEPROM Done Status (EEDONE)** register.

Timing Considerations

After enabling or resetting the EEPROM module, software must wait until the WORKING bit in the **EEDONE** register is clear before accessing any EEPROM registers.

In the event that there are Flash memory writes or erases and EEPROM writes active, it is possible for the EEPROM process to be interrupted by the Flash memory write/erase and then continue after the Flash memory write is completed. This action may change the amount of time that the EEPROM operation takes.

EEPROM operations must be completed before entering Sleep or Deep-Sleep mode. Ensure the EEPROM operations have completed by checking the **EEPROM Done Status (EEDONE)** register before issuing a WFI instruction to enter Sleep or Deep-Sleep.

Reads of words within a block are at direct speed, which means that wait states are automatically generated if the system clock is faster than the speed of the EEPROM. The read access time is specified in Table 25-22 on page 1421.

Writing the **EEOFFSET** register also does not incur any penalties.

Writing the **EEBLOCK** register is not delayed, but any attempt to access data within that block is delayed by 4 clocks after writing **EEBLOCK**. This time is used to load block specific information.

Writes to words within a block are delayed by a variable amount of time. The application may use an interrupt to be notified when the write is done, or alternatively poll for the done status in the **EEDONE** register. The variability ranges from the write timing of the EEPROM to the erase timing of EEPROM, where the erase timing is less than the write timing of most external EEPROMs.

Locking and Passwords

The EEPROM can be locked at both the module level and the block level. The lock is controlled by a password that is stored in the **EEPROM Password (EEPASSn)** registers and can be any 32-bit to 96-bit value other than all 1s. Block 0 is the master block, the password for block 0 protects the control registers as well as all other blocks. Each block can be further protected with a password for that block.

If a password is registered for block 0, then the whole module is locked at reset. The locking behavior is such that blocks 1 to 31 are inaccessible until block 0 is unlocked, and block 0 follows the rules

defined by its protection bits. As a result, the **EEBLOCK** register cannot be changed from 0 until block 0 is unlocked.

A password registered with any block, including block 0, allows for protection rules that control access of that block based on whether it is locked or unlocked. Generally, the lock can be used to prevent write accesses when locked or can prevent read and write accesses when locked.

All password protected blocks are locked at reset. To unlock a block, the correct password value must be written to the **EEPROM Unlock (EEUNLOCK)** register by writing to it once, twice, or three times, depending on the size of the password. A block or the module may be re-locked by writing 0xFFFF.FFFF to the **EEUNLOCK** register because 0xFFFF.FFFF is not a valid password.

Protection and Access Control

The protection bits provide discrete control of read and write access for each block which allows various protection models per block, including:

- Without password: Readable and writable at any time. This mode is the default when there is no password.
- Without password: Readable but not writable.
- With password: Readable, but only writable when unlocked by the password. This mode is the default when there is a password.
- With password: Readable or writable only when unlocked.
- With password: Readable only when unlocked, not writable.

Additionally, access protection may be applied based on the processor mode. This configuration allows for supervisor-only access or supervisor and user access, which is the default. Supervisor-only access mode also prevents access by the µDMA and Debugger.

Additionally, the master block may be used to control access protection for the protection mechanism itself. If access control for block 0 is for supervisor only, then the whole module may only be accessed in supervisor mode.

Note that for blocks 1 to 31, they are inaccessible for read or write if block 0 has a password and it is not unlocked. If block 0 has a master password, then the strictest protection defined for block 0 or an individual block is implemented on the remaining blocks.

Hidden Blocks

Hiding provides a temporary form of protection. Every block except block 0 can be hidden, which prevents all accesses until the next reset.

This mechanism can allow a boot or initialization routine to access some data which is then made inaccessible to all further accesses. Because boot and initialization routines control the capabilities of the application, hidden blocks provide a powerful isolation of the data when debug is disabled.

A typical use model would be to have the initialization code store passwords, keys, and/or hashes to use for verification of the rest of the application. Once performed, the block is then hidden and made inaccessible until the next reset which then re-enters the initialization code.

Power and Reset Safety

Once the **EEDONE** register indicates that a location has been successfully written, the data is retained until that location is written again. There is no power or reset race after the **EEDONE** register indicates a write has completed.

Interrupt Control

The EEPROM module allows for an interrupt when a write completes to prevent the use of polling. The interrupt can be used to drive an application ISR which can then write more words or verify completion. The interrupt mechanism is used any time the **EEDONE** register goes from working to done, whether because of an error or the successful completion of a program or erase operation. This interrupt mechanism works for data writes, writes to password and protection registers, forced erase by the **EEPROM Support Control and Status (EESUPP)** register, and mass erase using the **EEPROM Debug Mass Erase (EEDGBME)** register. The EEPROM interrupt is signaled to the core using the Flash memory interrupt vector. Software can determine that the source of the interrupt was the EEPROM by examining bit 2 of the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register.

Theory of Operation

The EEPROM operates using a traditional bank model which implements EEPROM-type cells, but uses sector erase. Additionally, words are replicated in the blocks to allow 500K+ erase cycles when needed, which means that each word has a latest version. As a result, a write creates a new version of the word in a new location, making the previous value obsolete.

Each sector contains one or more blocks. Each block contains locations for the active copy plus six redundant copies. Passwords, protection bits, and control data are all stored in the blocks.

When a block runs out of room to store the latest version of a word, a copy buffer is used. The copy buffer copies the latest words of each block. The original block is then erased. Finally, the copy buffer contents are copied back to the block. This mechanism ensures that data cannot be lost due to power down, even during an operation. The EEPROM mechanism properly tracks all state information to provide complete safety and protection. Although it should not normally be possible, errors during programming can occur in certain circumstances, for example, the voltage rail dropping during programming. In these cases, the **EESUPP** register can be used to finish an operation as described in the section called "Error During Programming" on page 563.

Manual Copy Buffer Erase

The copy buffer is only used when a main block is full because a word has been written seven times and there is no more room to store its latest version. In this situation, the latest versions of all the words in the block are copied to the copy buffer, allowing the main block to be erased safely, providing power down safety. If the copy buffer itself is full, then it must first be erased, which adds extra time. By performing a manual erase of the copy buffer, this overhead does not occur during a future write access. The EREQ bit in the **EESUPP** register is set if the copy buffer must be erased. If so, the START bit can be written by the application to force the erase at a more convenient time. The **EEDONE** and **EEINT** registers can be used to detect completion.

Error During Programming

Operations such as data-write, password set, protection set, and copy buffer erase may perform multiple operations. For example, a normal write performs two underlying writes: the control word write and the data write. If the control word writes but the data fails (for example, due to a voltage drop), the overall write fails with indication provided in the **EEDONE** register. Failure and the corrective action is broken down by the type of operation:

- If a normal write fails such that the control word is written but the data fails to write, the safe course of action is to retry the operation once the system is otherwise stable, for example, when the voltage is stabilized. After the retry, the control word and write data are advanced to the next location.
- If a password or protection write fails, the safe course of action is to retry the operation once the system is otherwise stable. In the event that multi-word passwords may be written outside of a manufacturing or bring-up mode, care must be taken to ensure all words are written in immediate succession. If not, then partial password unlock would need to be supported to recover.
- If the word write requires the block to be written to the copy buffer, then it is possible to fail or lose power during the subsequent operations. A control word mechanism is used to track what step the EEPROM was in if a failure occurs. If not completed, the **EESUPP** register indicates the partial completion, and the **EESUPP** START bit can be written to allow it to continue to completion.
- If a copy buffer erase fails or power is lost while erasing, the **EESUPP** register indicates it is not complete and allows it to be restarted

After a reset and prior to writing any data to the EEPROM, software must read the **EESUPP** register and check for the presence of any error condition which may indicate that a write or erase was in progress when the system was reset due to a voltage drop. If either the PRETRY or ERETRY bits are set, the peripheral should be reset by setting and then clearing the RO bit in the **EEPROM Software Reset (SREEPROM)** register and waiting for the WORKING bit in the **EEDONE** register to clear before again checking the **EESUPP** register for error indicators. This procedure should allow the EEPROM to recover from the write or erase error. In very isolated cases, the **EESUPP** register may continue to register an error after this operation, in which case the reset should be repeated. After recovery, the application should rewrite the data which was being programmed when the initial failure occurred.

Endurance

Endurance is per meta-block which is 2 blocks. Endurance is measured in two ways:

- **1.** To the application, it is the number of writes that can be performed.
- 2. To the microcontroller, it is the number of erases that can be performed on the meta-block.

Because of the second measure, the number of writes depends on how the writes are performed. For example:

- One word can be written more than 500K times, but, these writes impact the meta-block that the word is within. As a result, writing one word 500K times, then trying to write a nearby word 500K times is not assured to work. To ensure success, the words should be written more in parallel.
- All words can be written in a sweep with a total of more than 500K sweeps which updates all words more than 500K times.
- Different words can be written such that any or all words can be written more than 500K times when write counts per word stay about the same. For example, offset 0 could be written 3 times, then offset 1 could be written 2 times, then offset 2 is written 4 times, then offset 1 is written twice, then offset 0 is written again. As a result, all 3 offsets would have 4 writes at the end of the sequence. This kind of balancing within 7 writes maximizes the endurance of different words within the same meta-block.

8.2.4.2 **EEPROM Initialization and Configuration**

Before writing to any EEPROM registers, the clock to the EEPROM module must be enabled, see page 406.

A common setup is as follows:

- Block 0 has a password.
- Block 0 is readable by all, but only writable when unlocked.
- Block 0 has an ID and other public data.

In this configuration, the ID is readable any time, but the rest of the EEPROM is locked to accesses by the application. The rest of the blocks only become available when parts of the application that are allowed to access the EEPROM choose to unlock block 0.

8.3 Register Map

Table 8-3 on page 565 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The Flash memory register offsets are relative to the Flash memory control base address of 0x400F.D000. The EEPROM registers are relative to the EEPROM base address of 0x400A.F000. The ROM and Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 8-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page				
Flash Me	Flash Memory Registers (Flash Control Offset)								
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	568				
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	569				
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	570				
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	572				
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	575				
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	577				
0x020	FMC2	R/W	0x0000.0000	Flash Memory Control 2	580				
0x030	FWBVAL	R/W	0x0000.0000	Flash Write Buffer Valid	581				
0x100 - 0x17C	FWBn	R/W	0x0000.0000	Flash Write Buffer n	582				
0xFC0	FSIZE	RO	0x0000.007F	Flash Size	583				
0xFC4	SSIZE	RO	0x0000.007F	SRAM Size	584				
0xFCC	ROMSWMAP	RO	0x0000.0000	ROM Software Map	585				
EEPROM	Registers (EEPROM Co	ontrol Offset	:)						
0x000	EESIZE	RO	0x0020.0200	EEPROM Size Information	586				
0x004	EEBLOCK	R/W	0x0000.0000	EEPROM Current Block	587				

Table 8-3. Flash Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x008	EEOFFSET	R/W	0x0000.0000	EEPROM Current Offset	588
0x010	EERDWR	R/W	-	EEPROM Read-Write	589
0x014	EERDWRINC	R/W	-	EEPROM Read-Write with Increment	590
0x018	EEDONE	RO	0x0000.0000	EEPROM Done Status	591
0x01C	EESUPP	R/W	-	EEPROM Support Control and Status	593
0x020	EEUNLOCK	R/W	-	EEPROM Unlock	595
0x030	EEPROT	R/W	0x0000.0000	EEPROM Protection	596
0x034	EEPASS0	R/W	-	EEPROM Password	597
0x038	EEPASS1	R/W	-	EEPROM Password	597
0x03C	EEPASS2	R/W	-	EEPROM Password	597
0x040	EEINT	R/W	0x0000.0000	EEPROM Interrupt	598
0x050	EEHIDE	R/W	0x0000.0000	EEPROM Block Hide	599
0x080	EEDBGME	R/W	0x0000.0000	EEPROM Debug Mass Erase	600
0xFC0	EEPROMPP	RO	0x0000.001F	EEPROM Peripheral Properties	601
Memory F	Registers (System Contr	rol Offset)			
0x0F0	RMCTL	R/W1C	-	ROM Control	602
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	603
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	603
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	604
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	604
0x1D0	BOOTCFG	RO	0xFFFF.FFFE	Boot Configuration	606
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	609
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	609
0x1E8	USER_REG2	R/W	0xFFFF.FFFF	User Register 2	609
0x1EC	USER_REG3	R/W	0xFFFF.FFFF	User Register 3	609
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	603
0x208	FMPRE2	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 2	603
0x20C	FMPRE3	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 3	603
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	604
0x408	FMPPE2	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 2	604
0x40C	FMPPE3	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 3	604

8.4 Flash Memory Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned CPU byte address and specifies which block is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17:0	OFFSET	R/W	0x0	Address Offset

Address offset in Flash memory where operation is performed, except for non-volatile registers (see "Non-Volatile Register Programming" on page 559 for details on values for this field).


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description
31:0 DATA R/W 0x0000.0000 Data Value

Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 568). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 569) is written to the specified address.


This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Base 0x400F.D000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	WRKEY	WO	0x0000	Flash Memory Write Key This field contains a write key, which is used to minimize the incidence
				of accidental Flash memory writes. The value 0xA442 must be written into this field for a Flash memory write to occur. Writes to the FMC register without this WRKEY value are ignored. A read of this field returns the value 0.
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	COMT	R/W	0	Commit Register Value

and to monitor the progress of that process.

Value Description

Set this bit to commit (write) the register value to a

Flash-memory-resident register.

This bit is used to commit writes to Flash-memory-resident registers

- When read, a 1 indicates that the previous commit access is not complete.
- 0 A write of 0 has no effect on the state of this bit.
 When read, a 0 indicates that the previous commit access is complete.

See "Non-Volatile Register Programming" on page 559 for more information on programming Flash-memory-resident registers.

Bit/Field	Name	Туре	Reset	Description
2	MERASE	R/W	0	Mass Erase Flash Memory
				This bit is used to mass erase the Flash main memory and to monitor the progress of that process.
				Value Description
				1 Set this bit to erase the Flash main memory.
				When read, a 1 indicates that the previous mass erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous mass erase access is complete.
				For information on erase time, see "Flash Memory and EEPROM" on page 1421.
1	ERASE	R/W	0	Erase a Page of Flash Memory
				This bit is used to erase a page of Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash memory page specified by the contents of the FMA register.
				When read, a 1 indicates that the previous page erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous page erase access is complete.
				For information on erase time, see "Flash Memory and EEPROM" on page 1421.
0	WRITE	R/W	0	Write a Word into Flash Memory
				This bit is used to write a word into Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to write the data stored in the FMD register into the Flash memory location specified by the contents of the FMA register.
				When read, a 1 indicates that the write update access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous write update access is complete.
				For information on programming time, see "Flash Memory and EEPROM" on page 1421.


November 08, 2011 571

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding FCIM register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PROGRIS	RO	0	Program Verify Error Raw Interrupt Status
				Value Description
				An interrupt is pending because the verify of a PROGRAM operation failed. If this error occurs when using the Flash write buffer, software must inspect the affected words to determine where the error occurred.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt PROGMISC}$ bit in the ${\tt FCMISC}$ register.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	ERRIS	RO	0	Erase Verify Error Raw Interrupt Status

Value Description

- An interrupt is pending because the verify of an ERASE operation failed. If this error occurs when using the Flash write buffer, software must inspect the affected words to determine where the error occurred.
- An interrupt has not occurred.

This bit is cleared by writing a 1 to the ERMISC bit in the FCMISC register.

Bit/Field	Name	Туре	Reset	Description
10	INVDRIS	RO	0	Invalid Data Raw Interrupt Status
				Value Description
				An interrupt is pending because a bit that was previously programmed as a 0 is now being requested to be programmed as a 1.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INVMISC bit in the FCMISC register.
9	VOLTRIS	RO	0	Pump Voltage Raw Interrupt Status
				Value Description
				An interrupt is pending because the regulated voltage of the pump went out of spec during the Flash operation and the operation was terminated.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the <code>VOLTMISC</code> bit in the FCMISC register.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	ERIS	RO	0	EEPROM Raw Interrupt Status
				This bit provides status EEPROM operation.
				Value Description
				1 An EEPROM interrupt has occurred.
				0 An EEPROM interrupt has not occurred.
				This bit is cleared by writing a 1 to the EMISC bit in the FCMISC register.
1	PRIS	RO	0	Programming Raw Interrupt Status
				This bit provides status on programming cycles which are write or erase actions generated through the FMC or FMC2 register bits (see page 570 and page 580).
				Value Description
				1 The programming or erase cycle has completed.
				O The programming or erase cycle has not completed.
				This status is sent to the interrupt controller when the PMASK bit in the FCIM register is set.

November 08, 2011 573

This bit is cleared by writing a 1 to the ${\tt PMISC}$ bit in the ${\tt FCMISC}$ register.

Bit/Field	Name	Туре	Reset	Description
0	ARIS	RO	0	Access Raw Interrupt Status
				Value Description
				A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
				No access has tried to improperly program or erase the Flash memory.
				This status is sent to the interrupt controller when the AMASK bit in the FCIM register is set.
				This bit is cleared by writing a 1 to the ${\tt AMISC}$ bit in the ${\tt FCMISC}$ register.


Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the Flash memory controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PROGMASK	R/W	0	PROGVER Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PROGRIS bit is set.
				O The PROGRIS interrupt is suppressed and not sent to the interrupt controller.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	ERMASK	R/W	0	ERVER Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the ERRIS bit is set.
				O The ERRIS interrupt is suppressed and not sent to the interrupt controller.
10	INVDMASK	R/W	0	Invalid Data Interrupt Mask
				Value Description

Value Description

- 1 An interrupt is sent to the interrupt controller when the INVDRIS bit is set.
- The INVDRIS interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
9	VOLTMASK	R/W	0	VOLT Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the VOLTRIS bit is set.
				O The VOLTRIS interrupt is suppressed and not sent to the interrupt controller.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	EMASK	R/W	0	EEPROM Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the ERIS bit is set.
				O The ERIS interrupt is suppressed and not sent to the interrupt controller.
1	PMASK	R/W	0	Programming Interrupt Mask
				This bit controls the reporting of the programming raw interrupt status to the interrupt controller.
				Value Description
				An interrupt is sent to the interrupt controller when the PRIS bit is set.
				O The PRIS interrupt is suppressed and not sent to the interrupt controller.
0	AMASK	R/W	0	Access Interrupt Mask
				This bit controls the reporting of the access raw interrupt status to the interrupt controller.
				Value Description
				An interrupt is sent to the interrupt controller when the ARIS bit is set.
				O The ARIS interrupt is suppressed and not sent to the interrupt controller.

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

23

21

20

19

18

Flash Controller Masked Interrupt Status and Clear (FCMISC)

28

27

26

25

24

Base 0x400F.D000 Offset 0x014
Type R/W1C, reset 0x0000.0000

11

ERMISC

R/W1C

30

	,		•			•		rese	erved					•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PROGMISC	reserved	ERMISC	INVDMISC	VOLTMISC			rese	rved	'		EMISC	PMISC	AMISC
Type L	RO	RO	R/W1C	RO	R/W1C	R/W1C	R/W1C	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	sit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:14		reserv	/ed	R	0 0	0x0000.000	com	tware sho npatibility served ac	with futu	ure prodi	ucts, the	value of	a reserv		
	13		PROGN	MISC	R/V	V1C	0	PRO	OGVER N	Masked	Interrupt	Status a	nd Clea	r		
								Val	ue Desc	ription						
								1	Wher signa		1 indica	ates that	an unm	asked int	errupt w	as
										•		clears PR ter (see p			o the PR	OGRIS
								0	Wher	n read, a	0 indica	ates that	an inter	rupt has	not occu	rred.
									A wri	te of 0 h	as no ef	fect on th	e state	of this bi	t	
	12		reserv	/ed	R	0	0	com	tware sho	ould not with futo	rely on t	he value ucts, the	of a res	erved bit	. To prov	

Value Description

ERVER Masked Interrupt Status and Clear

- When read, a 1 indicates that an unmasked interrupt was signaled.
 - Writing a 1 to this bit clears ${\tt ERMISC}$ and also the ${\tt ERRIS}$ bit in the FCRIS register (see page 572).
- When read, a 0 indicates that an interrupt has not occurred. A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
10	INVDMISC	R/W1C	0	Invalid Data Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears INVDMISC and also the INVDRIS bit in the FCRIS register (see page 572).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
9	VOLTMISC	R/W1C	0	VOLT Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears VOLTMISC and also the VOLTRIS bit in the FCRIS register (see page 572).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	EMISC	R/W1C	0	EEPROM Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears EMISC and also the ERIS bit in the FCRIS register (see page 572).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
1	PMISC	R/W1C	0	Programming Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed.
				Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 572).
				When read, a 0 indicates that a programming cycle complete interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
0	AMISC	R/W1C	0	Access Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
				Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 572).
				When read, a 0 indicates that no improper accesses have occurred.
				A write of 0 has no effect on the state of this bit.

Register 7: Flash Memory Control 2 (FMC2), offset 0x020


When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 568). If the access is a write access, the data contained in the **Flash Write Buffer (FWB)** registers is written.

This register must be the final register written as it initiates the memory operation.

Flash Memory Control 2 (FMC2)

Base 0x400F.D000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	WRKEY	WO	0x0000	Flash Memory Write Key This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value 0xA442 must be written into this field for a write to occur. Writes to the FMC2 register without this WRKEY value are ignored. A read of this field returns the value 0.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WRBUF	R/W	0	Buffered Flash Memory Write

Value Description

Set this bit to write the data stored in the FWBn registers to the location specified by the contents of the FMA register.
 When read, a 1 indicates that the previous buffered Flash memory write access is not complete.

This bit is used to start a buffered write to Flash memory.

0 A write of 0 has no effect on the state of this bit.
When read, a 0 indicates that the previous buffered Flash memory write access is complete.

For information on programming time, see "Flash Memory and EEPROM" on page 1421.

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030


This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL)

Base 0x400F.D000 Offset 0x030

Type R/W, reset 0x0000.0000



Value Description


- The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory.
- The corresponding **FWBn** register has no new data to be written.

Bit 0 corresponds to **FWB0**, offset 0x100, and bit 31 corresponds to **FWB31**, offset 0x13C.

Register 9: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C

These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash memory with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.

Data to be written into the Flash memory.




Register 10: Flash Size (FSIZE), offset 0xFC0

This register indicates the size of the on-chip Flash memory.

Important: This register should be used to determine the size of the Flash memory that is implemented on this microcontroller. However, to support legacy software, the DC0 register is available. A read of the DC0 register correctly identifies legacy memory sizes. Software must use the FSIZE register for memory sizes that are not listed in the DC0 register description.

Flash Size (FSIZE)
Base 0x400F.D000
Offset 0xFC0
Type RO, reset 0x0000.007F



Bit/Field	Name	Type	Reset	Description
31:16	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	SIZE	RO	0x7F	Flash Size

Indicates the size of the on-chip Flash memory.

Value Description

0x0003 8 KB of Flash

0x0007 16 KB of Flash

0x000F 32 KB of Flash

0x001F 64 KB of Flash

0x002F 96 KB of Flash

0x003F 128 KB of Flash

0x005F 192 KB of Flash

0x007F 256 KB of Flash


Register 11: SRAM Size (SSIZE), offset 0xFC4

This register indicates the size of the on-chip SRAM.

Important: This register should be used to determine the size of the SRAM that is implemented on this microcontroller. However, to support legacy software, the DC0 register is available. A read of the DC0 register correctly identifies legacy memory sizes. Software must use the SSIZE register for memory sizes that are not listed in the DC0 register description.

SRAM Size (SSIZE)

Base 0x400F.D000 Offset 0xFC4 Type RO, reset 0x0000.007F



Bit/Field	Name	Type	Reset	Description
31:16	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	SIZE	RO	0x7F	SRAM Size

Indicates the size of the on-chip SRAM.

Value Description 0x0007 2 KB of SRAM 0x000F 4 KB of SRAM 0x0017 6 KB of SRAM 0x001F 8 KB of SRAM 0x002F 12 KB of SRAM 0x003F 16 KB of SRAM 0x004F 20 KB of SRAM 0x005F 24 KB of SRAM 0x007F 32 KB of SRAM


Register 12: ROM Software Map (ROMSWMAP), offset 0xFCC

This register indicates the presence of third-party software in the on-chip ROM.

Important: This register should be used to determine the presence of third-party software in the on-chip ROM on this microcontroller. However, to support legacy software, the NVMSTAT register is available. A read of the TPSW bit in the NVMSTAT register correctly identifies the presence of legacy third-party software. Software should use the ROMSWMAP register for software that is not on legacy devices.



Base 0x400F.D000 Offset 0xFCC Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SAFERTOS	RO	0x0	SafeRTOS Present

Value Description

0 SafeRTOS is not in the on-chip ROM.

1 SafeRTOS is in the on-chip ROM.

8.5 EEPROM Register Descriptions (EEPROM Offset)

This section lists and describes the EEPROM registers, in numerical order by address offset. Registers in this section are relative to the EEPROM base address of 0x400A.F000.

Note that the EEPROM module clock must be enabled before the registers can be programmed (see page 406). There must be a delay of 3 system clocks after the EEPROM module clock is enabled before any EEPROM module registers are accessed. In addition, after enabling or resetting the EEPROM module, software must wait until the WORKING bit in the **EEDONE** register is clear before accessing any EEPROM registers.


Register 13: EEPROM Size Information (EESIZE), offset 0x000

The **EESIZE** register indicates the number of 16-word blocks and 32-bit words in the EEPROM.

EEPROM Size Information (EESIZE)

Base 0x400A.F000 Offset 0x000

Type RO, reset 0x0020.0200



Bit/Field	Name	Type	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:16	BLKCNT	RO	0x20	Number of 16-Word Blocks
				This value encoded in this field describes the number of 16-word blocks in the EEPROM.
15:0	WORDCNT	RO	0x200	Number of 32-Bit Words

This value encoded in this field describes the number of 32-bit words in the EEPROM.


Register 14: EEPROM Current Block (EEBLOCK), offset 0x004

The **EEBLOCK** register is used to select the EEPROM block for subsequent reads, writes, and protection control. The value is a block offset into the EEPROM, such that the first block is 0, then second block is 1, etc. Each block contains 16 words. Attempts to set an invalid block causes the BLOCK field to be configured to 0. To verify that the intended block is being accessed, software can read the BLOCK field after it has been written. An invalid block can be either a non-existent block or a block that has been hidden using the **EEHIDE** register. Note that block 0 cannot be hidden.

EEPROM Current Block (EEBLOCK)

Base 0x400A.F000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x00000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	BLOCK	R/W	0x0000	Current Block

This field specifies the block in the EEPROM that is selected for subsequent accesses. Once this field is configured, the read-write registers operate against the specified block, using the **EEOFFSET** register to select the word within the block. Additionally, the protection and unlock registers are used for the selected block. The maximum value that can be written into this register is determined by the block count, as indicated by the **EESIZE** register. Attempts to write this field larger than the maximum number of blocks or to a locked block causes this field to be configured to 0.


Register 15: EEPROM Current Offset (EEOFFSET), offset 0x008

The **EEOFFSET** register is used to select the EEPROM word to read or write within the block selected by the **EEBLOCK** register. The value is a word offset into the block. Because accesses to the **EERDWRINC** register change the offset, software can read the contents of this register to determine the current offset.

EEPROM Current Offset (EEOFFSET)

Base 0x400A.F000

Offset 0x008 Type R/W, reset 0x0000.0000



E	Bit/Field	Name	Type	Reset	Description
	31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	3:0	OFFSET	R/W	0x0	Current Address Offset


This value is the current address specified as an offset into the block selected by the **EEBLOCK** register. Once configured, the read-write registers, **EERDRWR** and **EERDWRINC**, operate against that address. The offset is automatically incremented by the **EERDWRINC** register, with wrap around within the block, which means the offset is incremented from 15 back to 0.

Register 16: EEPROM Read-Write (EERDWR), offset 0x010

The **EERDWR** register is used to read or write the EEPROM word at the address pointed to by the EEBLOCK and EEOFFSET registers. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFFF.FFFF is returned in all cases; if writing is not allowed, the **EEDONE** register is configured to indicate an error.

EEPROM Read-Write (EERDWR)

Base 0x400A.F000 Offset 0x010 Type R/W, reset -



31:0 VALUE R/W **EEPROM Read or Write Data**


> On a read, this field contains the value at the word pointed to by **EEOFFSET**. On a write, this field contains the data to be stored at the word pointed to by **EEOFFSET**. For writes, configuring this field starts the write process. If protection and access rules do not permit reads, all 1s are returned. If protection and access rules do not permit writes, the write fails and the **EEDONE** register indicates failure.

Register 17: EEPROM Read-Write with Increment (EERDWRINC), offset 0x014

The **EERDWRINC** register is used to read or write the EEPROM word at the address pointed to by the **EEBLOCK** and **EEOFFSET** registers, and then increment the OFFSET field in the **EEOFFSET** register. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFFF.FFFF is returned in all cases; if writing is not allowed, the **EEDONE** register is configured to indicate an error. In any case, the OFFSET field is incremented. If the last value is reached, OFFSET wraps around to 0 and points to the first word.

EEPROM Read-Write with Increment (EERDWRINC)

Base 0x400A.F000 Offset 0x014 Type R/W, reset -



31:0 VALUE R/W - EEPROM Read or Write Data with Increment

On a read, this field contains the value at the word pointed to by **EEOFFSET**. On a write, this field contains the data to be stored at the word pointed to by **EEOFFSET**. For writes, configuring this field starts the write process. If protection and access rules do not permit reads, all 1s are returned. If protection and access rules do not permit writes, the write fails and the **EEDONE** register indicates failure.

Regardless of error, the OFFSET field in the **EEOFFSET** register is incremented by 1, and the value wraps around if the last word is reached.


Register 18: EEPROM Done Status (EEDONE), offset 0x018

The **EEDONE** register indicates the successful or failed completion of a write using the **EERDWR** or **EERDWRINC** register, protection set using the **EEPROT** register, password registered using the **EEPASS** register, support control using the **EESUPP** register, or a debug mass erase using the **EEDBGME** register. The **EEDONE** register can be used in conjunction with the **EEINT** register to generate an interrupt to report the status. The normal usage is to poll the **EEDONE** register or read the register after an interrupt is triggered. When **EEDONE**&1 is true, then write is still in progress. When **EEDONE**&1 is not true, then the value of **EEDONE** indicates the completion status. If **EEDONE**=0, then the write completed successfully. If **EEDONE**!=0, then an error occurred as indicated by which bit is set. If an error occurs, corrective action may be taken as explained on page 593.

EEPROM Done Status (EEDONE)

Base 0x400A.F000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	INVPL	RO	0	Invalid Program Voltage Level
				Value Description
				An error occurred during programming due to the voltage level dropping below the level required for EEPROM programming. This operation can be retried, however the voltage must be stabilized before retrying.
				0 No error
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	WRBUSY	RO	0	Write Busy

Value Description

- 1 An attempt to access the EEPROM was made while a write was in progress.
- 0 No error

Bit/Field	Name	Туре	Reset	Description
4	NOPERM	RO	0	Write Without Permission
				Value Description An attempt was made to write without permission. This error can result because the block is locked, the write violates the programmed access protection, or when an attempt is made to write a password when the password has already been written.
				0 No error
3	WKCOPY	RO	0	Working on a Copy
				Value Description
				A write is in progress and is waiting for the EEPROM to copy to or from the copy buffer.
				0 The EEPROM is not copying.
2	WKERASE	RO	0	Working on an Erase
				Value Description
				A write is in progress and the original block is being erased after being copied.
				0 The EEPROM is not erasing.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WORKING	RO	0	EEPROM Working
				Value Description The EEPROM is performing the requested operation. The EEPROM is not working.

Register 19: EEPROM Support Control and Status (EESUPP), offset 0x01C


The **EESUPP** register indicates if internal operations are required because an internal copy buffer must be erased or a programming failure has occurred and the operation must be completed. These conditions are explained below as well as in more detail in the section called "Manual Copy Buffer Erase" on page 563 and the section called "Error During Programming" on page 563.

- The EREQ bit is set if the internal copy buffer must be erased the next time it is used because it is full. To avoid the delay of waiting for the copy buffer to be erased on the next write, it can be erased manually using this register by setting the START bit.
- If either PRETRY or ERETRY is set indicating that an operation must be completed, setting the START bit causes the operation to be performed again.

These bits are not changed by reset, so any condition that occurred before a reset is still indicated after a reset.

EEPROM Support Control and Status (EESUPP)

Base 0x400A.F000 Offset 0x01C Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	PRETRY	RO	-	Programming Must Be Retried
				Value Description
				1 Programming from a copy in either direction failed to complete and must be restarted by setting the START bit.
				0 Programming has not failed.
2	ERETRY	RO	-	Erase Must Be Retried

Value Description

- 1 Erasing failed to complete and must be restarted by setting the START bit. If the failed erase is due to the erase of a main buffer, the copy will be performed after the erase completes successfully.
- 0 Erasing has not failed.

Bit/Field	Name	Type	Reset	Description
1	EREQ	RO	-	Erase Required
				Value Description 1 An erase of the copy buffer is required. 0 The copy buffer has available space.
0	START	R/W	0	Start Erase

Setting this bit starts error recovery if the PRETRY or ERETRY bit is set. If both the PRETRY and the ERETRY bits are clear, setting this bit starts erasing the copy buffer if EREQ is set. If none of the other bits in this register are set, setting this bit is ignored. After this bit is set, the WORKING bit in the **EEDONE** register is set and is cleared when the operation is complete. In addition, the **EEINT** register can be used to generate an interrupt on completion.

If this bit is set while an operation is in progress, the write is ignored. The ${\tt START}$ bit is automatically cleared when the operation completes.

Register 20: EEPROM Unlock (EEUNLOCK), offset 0x020

The **EEUNLOCK** register can be used to unlock the whole EEPROM or a single block using a password. Unlocking is only required if a password is registered using the **EEPASSn** registers for the block that is selected by the **EEBLOCK** register. If block 0 has a password, it locks the remaining blocks from any type of access, but uses its own protection mechanism, for example readable, but not writable when locked. In addition, if block 0 has a password, it must be unlocked before unlocking any other block.


The **EEUNLOCK** register is written between 1 and 3 times to form the 32-bit, 64-bit, or 96-bit password registered using the **EEPASSn** registers. The value used to configure the **EEPASS0** register must always be written last. For example, for a 96-bit password, the value used to configure the **EEPASS2** register must be written first followed by the **EEPASS1** and **EEPASS0** register values. The block or the whole EEPROM can be re-locked by writing 0xFFFF.FFFF to this register.

In the event that an invalid value is written to this register, the block remains locked. The state of the EEPROM lock can be determined by reading back the **EEUNLOCK** register. If a multi-word password is set and the number of words written is incorrect, writing 0xFFF.FFFF to this register reverts the EEPROM lock to the locked state, and the proper unlock sequence can be retried.

Note that the internal logic is balanced to prevent any electrical or time-based attack being used to find the correct password or its length.

EEPROM Unlock (EEUNLOCK)

Base 0x400A.F000 Offset 0x020 Type R/W. reset -



Bit/Field Name Type Reset Description

31:0 UNLOCK R/W - EEPROM Unlock

Value Description

- 1 The EEPROM is unlocked.
- 0 The EEPROM is locked.

The EEPROM is locked if the block referenced by the **EEBLOCK** register has a password registered, or if the master block (block 0) has a password. Unlocking is performed by writing the password to this register. The block or the EEPROM stays unlocked until it is locked again or until the next reset. It can be locked again by writing 0xFFFF.FFFF to this register.

Register 21: EEPROM Protection (EEPROT), offset 0x030

The **EEPROT** register is used to set or read the protection for the current block, as selected by the **EEBLOCK** register. Protection and access control is used to determine when a block's contents can be read or written.


EEPROM Protection (EEPROT)

Base 0x400A.F000 Offset 0x030

3

ACC

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0

Value Description

Access Control

- Only supervisor code may access this block of the EEPROM.
 μDMA and Debug are also prevented from accessing the EEPROM.
- 0 Both user and supervisor code may access this block of the EEPROM.

If this bit is set for block 0, then the whole EEPROM may only be accessed by supervisor code.

R/W

The Protection bits control what context is needed for reading and writing the block selected by the **EEBLOCK** register, or if block 0 is selected, all blocks. The following values are allowed:

Value Description

- 0x0 This setting is the default. If there is no password, the block is not protected and is readable and writable.
 - If there is a password, the block is readable, but only writable when unlocked.
- 0x1 If there is a password, the block is readable or writable only when unlocked.
 - This value has no meaning when there is no password.
- If there is no password, the block is readable, not writable.
 If there is a password, the block is readable only when unlocked, but is not writable under any conditions.
- 0x3 Reserved

Register 22: EEPROM Password (EEPASS0), offset 0x034

Register 23: EEPROM Password (EEPASS1), offset 0x038


Register 24: EEPROM Password (EEPASS2), offset 0x03C

The **EEPASSn** registers are used to configure a password for a block. A password may only be set once and cannot be changed. The password may be 32-bits, 64-bits, or 96-bits. Each word of the password can be any 32-bit value other than 0xFFF.FFFF (all 1s). To set a password, the **EEPASS0** register is written to with a value other than 0xFFF.FFFF. When the write completes, as indicated in the **EEDONE** register, the application may choose to write to the **EEPASS1** register with a value other than 0xFFF.FFFF. When that write completes, the application may choose to write to the **EEPASS2** register with a value other than 0xFFF.FFFF to create a 96-bit password. The registers do not have to be written consecutively, and the **EEPASS1** and **EEPASS2** registers may be written at a later date. Based on whether 1, 2, or all 3 registers have been written, the unlock code also requires the same number of words to unlock.

Note: Once the password is written, the block is not actually locked until either a reset occurs or 0xFFFF.FFFF is written to **EEUNLOCK**.

EEPROM Password (EEPASS0)

Base 0x400A.F000 Offset 0x034 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31.0	PASS	R/W	_	Password


This register reads as 0x1 if a password is registered for this block and 0x0 if no password is registered. A write to this register if it reads as 0x0 sets the password. If an attempt is made to write to this register when it reads as 0x1, the write is ignored and the NOPERM bit in the **EEDONE** register is set.

Register 25: EEPROM Interrupt (EEINT), offset 0x040

The **EEINT** register is used to control whether an interrupt should be generated when a write to EEPROM completes as indicated by the **EEDONE** register value changing from 0x1 to any other value. If the INT bit in this register is set, the ERIS bit in the **Flash Controller Raw Interrupt Status (FCRIS)** register is set whenever the **EEDONE** register value changes from 0x1 as the Flash memory and the EEPROM share an interrupt vector.

EEPROM Interrupt (EEINT)

Base 0x400A.F000 Offset 0x040 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	INT	R/W	0	Interrupt Enable

Value Description

- An interrupt is generated when the **EEDONE** register transitions from 1 to 0 or an error occurs. The **EEDONE** register provides status after a write to an offset location as well as a write to the password and protection bits.
- 0 No interrupt is generated.

Register 26: EEPROM Block Hide (EEHIDE), offset 0x050


The **EEHIDE** register is used to hide one or more blocks other than block 0. Once hidden, the block is not accessible until the next reset. This model allows initialization code to have access to data which is not visible to the rest of the application. This register also provides for additional security in that there is no password to search for in the code or data.

EEPROM Block Hide (EEHIDE)

Base 0x400A.F000

31:1

Offset 0x050 Type R/W, reset 0x0000.0000



Value Description

Hide Block

The block number that corresponds to the bit number is hidden. A hidden block cannot be accessed, and the OFFSET value in the **EEBLOCK** register cannot be set to that block number. If an attempt is made to configure the OFFSET field to a hidden block, the **EEBLOCK** register is cleared.

Any attempt to clear a bit in this register that is set is ignored.

0 The corresponding block is not hidden.

0 RO reserved 0

Hn

R/W

0x0000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 27: EEPROM Debug Mass Erase (EEDBGME), offset 0x080


The **EEDBGME** register is used to mass erase the EEPROM block back to its default state from the factory. This register is intended to be used only for debug and test purposes, not in production environments. The erase takes place in such a way as to be secure. It first erases all data and then erases the protection mechanism. This register can only be written from supervisor mode by the core, and can also be written by the Stellaris debug controller when enabled. A key is used to avoid accidental use of this mechanism. Note that if a power down takes place while erasing, the mechanism should be used again to complete the operation. Powering off prematurely does not expose secured data.

To start a mass erase, the whole register must be written as 0xE37B.0001. The register reads back as 0x1 until the erase is fully completed at which time it reads as 0x0. The **EEDONE** register is set to 0x1 when the erase is started and changes to 0x0 or an error when the mass erase is complete.

EEPROM Debug Mass Erase (EEDBGME)

Base 0x400A.F000 Offset 0x080

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	KEY	WO	0x0000	Erase Key This field must be written with 0xE37B for the \mathtt{ME} field to be effective.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ME	R/W	0	Mass Erase

Value Description


- When written as a 1, the EEPROM is mass erased. This bit continues to read as 1 until the EEPROM is fully erased.
- 0 No action.

Register 28: EEPROM Peripheral Properties (EEPROMPP), offset 0xFC0

The **EEPROMPP** register indicates the size of the EEPROM for this part.

EEPROM Peripheral Properties (EEPROMPP)

Base 0x400A.F000 Offset 0xFC0 Type RO, reset 0x0000.001F



Bit/Field	Name	Type	Reset	Description
31:5	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4.0	SIZF	RO	0x1F	FFPROM Size

8.6 Memory Register Descriptions (System Control Offset)

The remainder of this section lists and describes the registers that reside in the System Control address space, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 29: ROM Control (RMCTL), offset 0x0F0


This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

At reset, the following sequence is performed:

- 1. The **BOOTCFG** register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

ROM Control (RMCTL)

Base 0x400F.E000 Offset 0x0F0 Type R/W1C, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	BA	R/W1C	1	Boot Alias

Value Description

- 1 The microcontroller's ROM appears at address 0x0.
- 0 The Flash memory is at address 0x0.

This bit is cleared by writing a 1 to this bit position.

Register 30: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200

Register 31: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 Register 32: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 Register 33: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: The **FMPRE0** register is aliased for backwards compatibility.

Note: Offset is relative to System Control base address of 0x400F.E000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits).


This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 207.

Each **FMPREn** register controls a 64K block. For additional information, see the "Flash Memory Protection" section.

FMPRE0: 0 to 64 KB
 FMPRE1: 65 to 128 KB
 FMPRE2: 129 to 192 KB
 FMPRE3: 193 to 256 KB

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFF.FFFF Flash Read Enable

Each bit configures a 2-KB flash block to be read only.

The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Register 34: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400

Register 35: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Register 36: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Register 37: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: The FMPPE0 register is aliased for backwards compatibility.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the read-only protection bits).


This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 207. For additional information, see the "Flash Memory Protection" section.

Each **FMPPEn** register controls a 64K block. For additional information, see the "Flash Memory Protection" section.

FMPPE0: 0 to 64 KB
 FMPPE1: 65 to 128 KB
 FMPPE2: 129 to 192 KB
 FMPPE3: 193 to 256 KB

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Туре	Reset	Description
31:0	PROG_ENABLE	R/W	0xFFFF.FFFF	Flash Programming Enable Each bit configures a 2-KB flash block to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Register 38: Boot Configuration (BOOTCFG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400F.E000.

This register is not written directly, but instead uses the **FMD** register as explained in "Non-Volatile Register Programming" on page 559. This register provides configuration of a GPIO pin to enable the ROM Boot Loader as well as a write-once mechanism to disable external debugger access to the device. At reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal from Ports A-Q as configured by the bits in this register. At reset, the following sequence is performed:


- 1. The **BOOTCFG** register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

The DBG0 bit is cleared by the factory and the DBG1 bit is set, which enables external debuggers. Clearing the DBG1 bit disables any external debugger access to the device, starting with the next power-up cycle of the device. The NW bit indicates that bits in the register can be changed from 1 to 0. Software can clear the NW bit to prevent further changes to the bits in this register.

By committing the register values using the COMT bit in the **FMC** register, the register contents become non-volatile and are therefore retained following power cycling. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset when the register is not yet committed; any other type of reset does not affect this register. Once committed, the register retains its value through power-on reset. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 207.

Boot Configuration (BOOTCFG)

Base 0x400F.E000 Offset 0x1D0 Type RO, reset 0xFFFF.FFFE



Bit/Field	Name	Туре	Reset	Description
31	NW	RO	1	Not Written When set, this bit indicates that the values in this register can be changed from 1 to 0. When clear, this bit specifies that the contents of this register cannot be changed.
30:16	reserved	RO	0xFFFF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	PORT	RO	0x7	Boot GPIO Port This field selects the port of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description 0x0 Port A 0x1 Port B 0x2 Port C 0x3 Port D 0x4 Port E 0x5 Port F 0x6 Port G 0x7 Port H
12:10	PIN	RO	0x7	Boot GPIO Pin This field selects the pin number of the GPIO port pin that enables the ROM boot loader at reset. Value Description 0x0 Pin 0 0x1 Pin 1 0x2 Pin 2 0x3 Pin 3 0x4 Pin 4 0x5 Pin 5 0x6 Pin 6 0x7 Pin 7
9	POL	RO	1	Boot GPIO Polarity When set, this bit selects a high level for the GPIO port pin to enable the ROM boot loader at reset. When clear, this bit selects a low level for the GPIO port pin.
8	EN	RO	1	Boot GPIO Enable Clearing this bit enables the use of a GPIO pin to enable the ROM Boot Loader at reset. When this bit is set, the contents of address 0x0000.0004 are checked to see if the Flash memory has been programmed. If the contents are not 0xFFFF.FFFF, the core executes out of Flash memory. If the Flash has not been programmed, the core executes out of ROM.

Bit/Field	Name	Туре	Reset	Description
7:2	reserved	RO	0x3F	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DBG1	RO	1	Debug Control 1 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
0	DBG0	RO	0	Debug Control 0 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

Register 39: User Register 0 (USER_REG0), offset 0x1E0

Register 40: User Register 1 (USER_REG1), offset 0x1E4

Register 41: User Register 2 (USER_REG2), offset 0x1E8

Register 42: User Register 3 (USER_REG3), offset 0x1EC


Note: Offset is relative to System Control base address of 0x400F.E000.

These registers each provide 32 bits of user-defined data that is non-volatile. Bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset when the register is not yet committed; any other type of reset does not affect this register. Once committed, the register retains its value through power-on reset. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 207.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFF.FFF



Contains the user data value. This field is initialized to all 1s and once committed, retains its value through power-on reset.

9 Micro Direct Memory Access (µDMA)


The LM4F232H5BB microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (µDMA). The µDMA controller provides a way to offload data transfer tasks from the Cortex[™]-M4F processor, allowing for more efficient use of the processor and the available bus bandwidth. The µDMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The µDMA controller provides the following features:

- ARM® PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules
 - Flexible channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable priority scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

■ Interrupt on transfer completion, with a separate interrupt per channel

9.1 Block Diagram

Figure 9-1. µDMA Block Diagram



9.2 Functional Description

The μ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M4F processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The μ DMA controller's usage of the bus is always subordinate to the processor core, so it never holds up a bus transaction by the processor. Because the μ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly enhance the ability of the processor core and the μ DMA controller to efficiently share the on-chip bus, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allow both the processor core and the μ DMA controller to access the bus and perform simultaneous data transfers.

The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

Each peripheral function that is supported has a dedicated channel on the μDMA controller that can be configured independently. The μDMA controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the μDMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The μDMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the μDMA controller rearbitrates for channel priority. Using the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a μDMA service request.

9.2.1 Channel Assignments

Each DMA channel has up to five possible assignments which are selected using the **DMA Channel Map Select n (DMACHMAPn)** registers with 4-bit assignment fields for each µDMA channel.

Table 9-1 on page 612 shows the μDMA channel mapping. The Enc. column shows the encoding for the respective **DMACHMAPn** bit field. Encodings 0x5 - 0xF are all reserved. To support legacy software which uses the **DMA Channel Assignment (DMACHASGN)** register, Enc. 0 is equivalent to a **DMACHASGN** bit being clear, and Enc. 1 is equivalent to a **DMACHASGN** bit being set. If the **DMACHASGN** register is read, bit fields return 0 if the corresponding **DMACHMAPn** register field value are equal to 0, otherwise they return 1 if the corresponding **DMACHMAPn** register field values are not equal to 0. The Type indication in the table indicates if a particular peripheral uses a single request (S), burst request (B) or either (SB).

Note: Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

The USB endpoints mapped to μDMA channels 0-3 can be changed with the **USBDMASEL** register (see page 1236).

Table 9-1. µDN	IA Channel Assignments
----------------	------------------------

Enc.	0		1		2		3		4	
Ch #	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре
0	USB0 EP1 RX	SB	UART2 RX	SB	Software	В	GPTimer 4A	S	Software	В
1	USB0 EP1 TX	В	UART2 TX	SB	Software	В	GPTimer 4B	S	Software	В
2	USB0 EP2 RX	В	GPTimer 3A	S	Software	В	Software	В	Software	В
3	USB0 EP2 TX	В	GPTimer 3B	S	Software	В	Software	В	Software	В
4	USB0 EP3 RX	В	GPTimer 2A	S	Software	В	GPIO A	В	Software	В
5	USB0 EP3 TX	В	GPTimer 2B	S	Software	В	GPIO B	В	Software	В
6	Software	В	GPTimer 2A	S	UART5 RX	SB	GPIO C	В	Software	В
7	Software	В	GPTimer 2B	S	UART5 TX	SB	GPIO D	В	Software	В
8	UARTO RX	SB	UART1 RX	SB	Software	В	GPTimer 5A	S	Software	В
9	UART0 TX	SB	UART1 TX	SB	Software	В	GPTimer 5B	S	Software	В
10	SSI0 RX	SB	SSI1 RX	SB	UART6 RX	SB	GPTimer 6A	S	Software	В
11	SSI0 TX	SB	SSI1 TX	SB	UART6 TX	SB	GPTimer 6B	S	Software	В
12	Software	В	UART2 RX	SB	SSI2 RX	SB	GPTimer 7A	S	GPIO K	В
13	Software	В	UART2 TX	SB	SSI2 TX	SB	GPTimer 7B	S	GPIO L	В
14	ADC0 SS0	В	GPTimer 2A	S	SSI3 RX	SB	GPIO E	В	GPIO M	В
15	ADC0 SS1	В	GPTimer 2B	S	SSI3 TX	SB	GPIO F	В	GPIO N	В
16	ADC0 SS2	В	Software	В	UART3 RX	SB	GPTimer 8A	S	GPIO P	В
17	ADC0 SS3	В	Software	В	UART3 TX	SB	GPTimer 8B	S	Software	В
18	GPTimer 0A	S	GPTimer 1A	S	UART4 RX	SB	GPIO B	В	Software	В
19	GPTimer 0B	S	GPTimer 1B	S	UART4 TX	SB	GPIO G	В	Software	В

Enc. 0 3 4 Ch Peripheral **Peripheral Peripheral** Peripheral Type Type Type Type Peripheral Type 20 **GPTimer 1A** Software **UART7 RX** SB **GPIO H** Software В **GPTimer 1B** Software **UART7 TX** GPIO J Software 21 S SB В **UART1 RX** 22 SB В В В Software Software Software В Software 23 **UART1 TX** SB Software В Software В Software Software В 24 SSI1 RX SB ADC1 SS0 В Software В **GPTimer 9A** S GPIO Q В 25 SSI1 TX SB ADC1 SS1 В Software В **GPTimer 9B** S Software В ADC1 SS2 **GPTimer 10A** 26 Software Software Software В ADC1 SS3 В В **GPTimer 10B** S В 27 Software В Software Software 28 Software В Software В Software В **GPTimer 11A** S Software В 29 Software В Software В Software В **GPTimer 11B** S Software В 30 Software В Software В Software В Software В Software В Reserved В Reserved Reserved Reserved Reserved В

Table 9-1. µDMA Channel Assignments (continued)

9.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the **DMA Channel Priority Set (DMAPRIOSET)** register and cleared with the **DMA Channel Priority Clear (DMAPRIOCLR)** register.

9.2.3 Arbitration Size

When a μ DMA channel requests a transfer, the μ DMA controller arbitrates among all the channels making a request and services the μ DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the μ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority μ DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the μ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of μDMA channel priority, not arbitration for the bus. When the μDMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the μDMA controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

9.2.4 Request Types

The µDMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The μ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the μ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 9-2 on page 614, which shows how each peripheral supports the two request types.

Table 9-2. Request Type Support

Peripheral	Single Request Signal	Burst Request Signal
ADC	None	Sequencer IE bit
General-Purpose Timer	Raw interrupt pulse	None
GPIO	Raw interrupt pulse	None
SSI TX	TX FIFO Not Full	TX FIFO Level (fixed at 4)
SSI RX	RX FIFO Not Empty	RX FIFO Level (fixed at 4)
UART TX	TX FIFO Not Full	TX FIFO Level (configurable)
UART RX	RX FIFO Not Empty	RX FIFO Level (configurable)
USB TX	None	FIFO TXRDY
USB RX	None	FIFO RXRDY

9.2.4.1 Single Request

When a single request is detected, and not a burst request, the µDMA controller transfers one item and then stops to wait for another request.

9.2.4.2 Burst Request

When a burst request is detected, the μ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it is started, and cannot be interrupted, even by a higher priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the μDMA controller only responds to burst requests for that channel.

9.2.5 Channel Configuration

The μ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each μ DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 9-3 on page 615 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Table 9-3. Control Structure Memory Map

Offset	Channel	
0x0	0, Primary	
0x10	1, Primary	
0x1F0	31, Primary	
0x200	0, Alternate	
0x210	1, Alternate	
0x3F0	31, Alternate	

Table 9-4 shows an individual control structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The end pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

Table 9-4. Channel Control Structure

Offset	Description
0x000	Source End Pointer
0x004	Destination End Pointer
0x008	Control Word
0x00C	Unused

The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag

Transfer mode

The control word and each field are described in detail in " μ DMA Channel Control Structure" on page 633. The μ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates "stopped." Because the control word is modified by the μ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a µDMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete µDMA transfer, the controller automatically disables the channel.

9.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

9.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the μ DMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the μ DMA controller updates the control word to set the mode to Stop.

9.2.6.2 Basic Mode

In Basic mode, the μ DMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a μ DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only the number of transfers specified by the ARBSIZE field in the **DMA Channel Control Word (DMACHCTL)** register is transferred on a software request, even if there is more data to transfer.

When all of the items have been transferred using Basic mode, the μDMA controller sets the mode for that channel to Stop.

9.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the μ DMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the µDMA controller sets the mode for that channel to Stop.


9.2.6.4 **Ping-Pong**

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the µDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and

alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 9-2 on page 617 for an example showing operation in Ping-Pong mode.

Figure 9-2. Example of Ping-Pong μDMA Transaction



9.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather μ DMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The μ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Auto transfer mode. Once the last transfer is performed using Auto mode, the μ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a μ DMA request.

By programming the μ DMA controller using this method, a set of arbitrary transfers can be performed based on a single μ DMA request.

Refer to Figure 9-3 on page 619 and Figure 9-4 on page 620, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 9-3 on page 619 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 9-4 on page 620 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-3. Memory Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate locations in memory into one combined buffer.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the µDMA controller.

Figure 9-4. Memory Scatter-Gather, µDMA Copy Sequence




Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the destination buffer.

9.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a μ DMA request. Upon detecting a request from the peripheral, the μ DMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a μ DMA request. The μ DMA controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the μ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 9-5 on page 622 and Figure 9-6 on page 623, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 9-5 on page 622 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 9-6 on page 623 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-5. Peripheral Scatter-Gather, Setup and Configuration

NOTES:


- Application has a need to copy data items from three separate locations in memory into a peripheral data register.
- Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 9-6. Peripheral Scatter-Gather, µDMA Copy Sequence



Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the peripheral data register.




Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the peripheral data register.

Task List

µDMA Control Table Buffers
in Memory in Memory

SRC A



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the peripheral data register.

9.2.7 Transfer Size and Increment

The µDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 9-5 shows the configuration to read from a peripheral that supplies 8-bit data.

Table 9-5. µDMA Read Example: 8-Bit Peripheral

Field	Configuration
Source data size	8 bits
Destination data size	8 bits
Source address increment	No increment
Destination address increment	Byte
Source end pointer	Peripheral read FIFO register
Destination end pointer	End of the data buffer in memory

9.2.8 Peripheral Interface

Each peripheral that supports μ DMA has a single request and/or burst request signal that is asserted when the peripheral is ready to transfer data (see Table 9-2 on page 614). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The μ DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the μ DMA channel is configured correctly and enabled, and the peripheral asserts the request signal, the μ DMA controller begins the transfer.

Note: When using μ DMA to transfer data to and from a peripheral, the peripheral must disable all interrupts to the NVIC.

When a μ DMA transfer is complete, the μ DMA controller generates an interrupt, see "Interrupts and Errors" on page 625 for more information.

For more information on how a specific peripheral interacts with the μ DMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

9.2.9 Software Request

One μ DMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a μ DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral μ DMA channel, then the completion interrupt occurs on the interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using μ DMA for data transfer.

9.2.10 Interrupts and Errors

When a μ DMA transfer is complete, the μ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. Therefore, if μ DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the μ DMA transfer completion interrupt. If the transfer uses the software μ DMA channel, then the completion interrupt occurs on the dedicated software μ DMA interrupt vector (see Table 9-6 on page 625).

When μDMA is enabled for a peripheral, the μDMA controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (the interrupts are still reported in the peripheral's interrupt registers). Thus, when a large amount of data is transferred using μDMA , instead of receiving multiple interrupts from the peripheral as data flows, the interrupt controller receives only one interrupt when the transfer is complete. Unmasked peripheral error interrupts continue to be sent to the interrupt controller.

When a μDMA channel generates a completion interrupt, the CHIS bit corresponding to the peripheral channel is set in the **DMA Channel Interrupt Status (DMACHIS)** register (see page 660). This register can be used by the peripheral interrupt handler code to determine if the interrupt was caused by the μDMA channel or an error event reported by the peripheral's interrupt registers. The completion interrupt request from the μDMA controller is automatically cleared when the interrupt handler is activated.

If the μ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the μ DMA channel that caused the error and generates an interrupt on the μ DMA error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

Table 9-6 shows the dedicated interrupt assignments for the μDMA controller.

Table 9-6. µDMA Interrupt Assignments

Interrupt	Assignment
46	μDMA Software Channel Transfer
47	μDMA Error

9.3 Initialization and Configuration

9.3.1 Module Initialization

Before the μ DMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. Enable the μDMA clock using the **RCGCDMA** register (see page 392).
- 2. Enable the µDMA controller by setting the MASTEREN bit of the **DMA Configuration (DMACFG)** register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

9.3.2 Configuring a Memory-to-Memory Transfer

μDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

9.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

9.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 9-7.

Table 9-7. Channel Control Structure Offsets for Channel 30

Offset	Description
Control Table Base + 0x1E0	Channel 30 Source End Pointer
Control Table Base + 0x1E4	Channel 30 Destination End Pointer
Control Table Base + 0x1E8	Channel 30 Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- 1. Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 9-8.

Table 9-8. Channel Control Word Configuration for Memory Transfer Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	2	32-bit destination address increment
DSTSIZE	29:28	2	32-bit destination data size
SRCINC	27:26	2	32-bit source address increment
SRCSIZE	25:24	2	32-bit source data size
reserved	23:18	0	Reserved

Table 9-8. Channel Control Word Configuration for Memory Transfer Example (continued)

Field in DMACHCTL	Bits	Value	Description
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	255	Transfer 256 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	2	Use Auto-request transfer mode

9.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
- 2. Issue a transfer request by setting bit 30 of the **DMA Channel Software Request (DMASWREQ)** register.

The µDMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

9.3.3 Configuring a Peripheral for Simple Transmit

This example configures the μ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses μ DMA channel 7.

9.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 7 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 7 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the µDMA controller to recognize requests for this channel.

9.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using µDMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 9-9.

Table 9-9. Channel Control Structure Offsets for Channel 7

Offset	Description
Control Table Base + 0x070	Channel 7 Source End Pointer

Table 9-9. Channel Control Structure Offsets for Channel 7 (continued)

Offset	Description
Control Table Base + 0x074	Channel 7 Destination End Pointer
Control Table Base + 0x078	Channel 7 Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

- 1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.
- **2.** Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 9-10.

Table 9-10. Channel Control Word Configuration for Peripheral Transmit Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	3	Destination address does not increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	0	8-bit source address increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	2	Arbitrates after 4 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	1	Use Basic transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

9.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The μDMA controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a μDMA request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the μDMA controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

9.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the μ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses μ DMA channel 8.

9.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

- Configure bit 8 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 8 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 8 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

9.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the μ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 9-11.

Table 9-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

Offset	Description
Control Table Base + 0x080	Channel 8 Primary Source End Pointer
Control Table Base + 0x084	Channel 8 Primary Destination End Pointer
Control Table Base + 0x088	Channel 8 Primary Control Word
Control Table Base + 0x280	Channel 8 Alternate Source End Pointer
Control Table Base + 0x284	Channel 8 Alternate Destination End Pointer
Control Table Base + 0x288	Channel 8 Alternate Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

1. Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.

- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- 3. Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- **4.** Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 are initially programmed the same way.

- 1. Program the primary channel control word at offset 0x088 according to Table 9-12.
- 2. Program the alternate channel control word at offset 0x288 according to Table 9-12.

Table 9-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	0	8-bit destination address increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	3	Source address does not increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	3	Use Ping-Pong transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

9.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using μ DMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

9.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 8 of the DMA Channel Enable Set (DMAENASET) register.

9.3.4.5 Process Interrupts

The μ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the μ DMA request signal, the μ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

- 1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:
 - **a.** Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.
 - **b.** Reprogram the primary channel control word at offset 0x88 according to Table 9-12 on page 630.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
 - **a.** Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
 - **b.** Reprogram the alternate channel control word at offset 0x288 according to Table 9-12 on page 630.

9.3.5 Configuring Channel Assignments

Channel assignments for each μDMA channel can be changed using the **DMACHMAPn** registers. Each 4-bit field represents a μDMA channel.

Refer to Table 9-1 on page 612 for channel assignments.

For example, to use UART1 Receive on channel 8, configure the CH8SEL bit in the **DMACHMAP1** register to be 0x1.

9.4 Register Map

Table 9-13 on page 632 lists the μ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 614 and Table 9-3 on page 615 for a description of how the entries in the channel control table are located in memory. The μ DMA register addresses are given as a hexadecimal increment, relative to the μ DMA base address of 0x400F.F000. Note that the μ DMA module clock must be enabled before the registers can be programmed (see page 392). There must be a delay of 3 system clocks after the μ DMA module clock is enabled before any μ DMA module registers are accessed.

Table 9-13. µDMA Register Map

Offset	Name	Туре	Reset	Description	See page
μDMA Ch	annel Control Structure	(Offset fro	m Channel Control	Table Base)	
0x000	DMASRCENDP	R/W	-	DMA Channel Source Address End Pointer	634
0x004	DMADSTENDP	R/W	-	DMA Channel Destination Address End Pointer	635
0x008	DMACHCTL	R/W	-	DMA Channel Control Word	636
µDMA Re	gisters (Offset from µDN	IA Base Ad	ddress)		
0x000	DMASTAT	RO	0x001F.0000	DMA Status	641
0x004	DMACFG	WO	-	DMA Configuration	643
0x008	DMACTLBASE	R/W	0x0000.0000	DMA Channel Control Base Pointer	644
0x00C	DMAALTBASE	RO	0x0000.0200	DMA Alternate Channel Control Base Pointer	645
0x010	DMAWAITSTAT	RO	0xFFFF.FFC0	DMA Channel Wait-on-Request Status	646
0x014	DMASWREQ	WO	-	DMA Channel Software Request	647
0x018	DMAUSEBURSTSET	R/W	0x0000.0000	DMA Channel Useburst Set	648
0x01C	DMAUSEBURSTCLR	WO	-	DMA Channel Useburst Clear	649
0x020	DMAREQMASKSET	R/W	0x0000.0000	DMA Channel Request Mask Set	650
0x024	DMAREQMASKCLR	WO	-	DMA Channel Request Mask Clear	651
0x028	DMAENASET	R/W	0x0000.0000	DMA Channel Enable Set	652
0x02C	DMAENACLR	WO	-	DMA Channel Enable Clear	653
0x030	DMAALTSET	R/W	0x0000.0000	DMA Channel Primary Alternate Set	654
0x034	DMAALTCLR	WO	-	DMA Channel Primary Alternate Clear	655
0x038	DMAPRIOSET	R/W	0x0000.0000	DMA Channel Priority Set	656
0x03C	DMAPRIOCLR	WO	-	DMA Channel Priority Clear	657
0x04C	DMAERRCLR	R/W	0x0000.0000	DMA Bus Error Clear	658
0x500	DMACHASGN	R/W	0x0000.0000	DMA Channel Assignment	659
0x504	DMACHIS	R/W1C	0x0000.0000	DMA Channel Interrupt Status	660
0x510	DMACHMAP0	R/W	0x0000.0000	DMA Channel Map Select 0	661
0x514	DMACHMAP1	R/W	0x0000.0000	DMA Channel Map Select 1	662
0x518	DMACHMAP2	R/W	0x0000.0000	DMA Channel Map Select 2	663
0x51C	DMACHMAP3	R/W	0x0000.0000	DMA Channel Map Select 3	664
0xFD0	DMAPeriphID4	RO	0x0000.0004	DMA Peripheral Identification 4	669
0xFE0	DMAPeriphID0	RO	0x0000.0030	DMA Peripheral Identification 0	665
0xFE4	DMAPeriphID1	RO	0x0000.00B2	DMA Peripheral Identification 1	666
0xFE8	DMAPeriphID2	RO	0x0000.000B	DMA Peripheral Identification 2	667

Table 9-13. µDMA Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xFEC	DMAPeriphID3	RO	0x0000.0000	DMA Peripheral Identification 3	668
0xFF0	DMAPCellID0	RO	0x0000.000D	DMA PrimeCell Identification 0	670
0xFF4	DMAPCellID1	RO	0x0000.00F0	DMA PrimeCell Identification 1	671
0xFF8	DMAPCellID2	RO	0x0000.0005	DMA PrimeCell Identification 2	672
0xFFC	DMAPCellID3	RO	0x0000.00B1	DMA PrimeCell Identification 3	673

9.5 µDMA Channel Control Structure

The μ DMA Channel Control Structure holds the transfer settings for a μ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 614 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.

Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000


DMA Channel Source Address End Pointer (DMASRCENDP) is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

The µDMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the µDMA controller.

The offset specified is from the base address of the control structure in system memory, not the µDMA module base address.

DMA Channel Source Address End Pointer (DMASRCENDP)

Base n/a Offset 0x000 Type R/W, reset -



Source Address End Pointer

This field points to the last address of the μDMA transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).

Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

DMA Channel Destination Address End Pointer (DMADSTENDP) is part of the Channel Control Structure and is used to specify the destination address for a µDMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Destination Address End Pointer (DMADSTENDP)

Base n/a Offset 0x004 Type R/W, reset -



This field points to the last address of the μDMA transfer destination (inclusive). If the destination address is not incrementing (the <code>DSTINC</code> field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).


Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

DMA Channel Control Word (DMACHCTL) is part of the Channel Control Structure and is used to specify parameters of a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008 Type R/W, reset -



Bit/Field Name Type Reset Description

31:30 DSTINC R/W - Destination Address Increment

This field configures the destination address increment.

The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

0x1 Half-word

Increment by 16-bit locations

0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

29:28 DSTSIZE R/W - Destination Data Size

This field configures the destination item data size.

Note: DSTSIZE must be the same as SRCSIZE.

Value Description

0x0 Byte

8-bit data size

0x1 Half-word

16-bit data size

0x2 Word

32-bit data size

0x3 Reserved

Bit/Field	Name	Туре	Reset	Description
27:26	SRCINC	R/W	-	Source Address Increment This field configures the source address increment. The address increment value must be equal or greater than the value of the source size (SRCSIZE).
				Value Description 0x0 Byte Increment by 8-bit locations 0x1 Half-word Increment by 16-bit locations 0x2 Word Increment by 32-bit locations 0x3 No increment Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel
25:24	SRCSIZE	R/W	-	Source Data Size This field configures the source item data size. Note: DSTSIZE must be the same as SRCSIZE. Value Description 0x0 Byte 8-bit data size. 0x1 Half-word 16-bit data size. 0x2 Word 32-bit data size. 0x3 Reserved
23:18	reserved	R/W	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:14	ARBSIZE	R/W	-	Arbitration Size This field configures the number of transfers that can occur before the μ DMA controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below.
				Value Description
				0x0 1 Transfer
				Arbitrates after each µDMA transfer
				0x1 2 Transfers
				0x2 4 Transfers
				0x3 8 Transfers
				0x4 16 Transfers
				0x5 32 Transfers
				0x6 64 Transfers
				0x7 128 Transfers
				0x8 256 Transfers
				0x9 512 Transfers
				0xA-0xF 1024 Transfers
				In this configuration, no arbitration occurs during the μDMA transfer because the maximum transfer size is 1024.
13:4	XFERSIZE	R/W	-	Transfer Size (minus 1)
				This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items.
				The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer.
				The μDMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding items that is necessary to complete the μDMA cycle.
3	NXTUSEBURST	R/W	-	Next Useburst This field controls whether the Useburst SET[n] bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the μ DMA controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer.

Bit/Field	Name	Туре	Reset	Description
2:0	XFERMODE	R/W	-	μDMA Transfer Mode
				This field configures the operating mode of the μDMA cycle. Refer to "Transfer Modes" on page 616 for a detailed explanation of transfer modes.
				Because this register is in system RAM, it has no reset value. Therefore, this field should be initialized to 0 before the channel is enabled.
				Value Description
				0x0 Stop
				0x1 Basic
				0x2 Auto-Request
				0x3 Ping-Pong
				0x4 Memory Scatter-Gather
				0x5 Alternate Memory Scatter-Gather
				0x6 Peripheral Scatter-Gather
				0x7 Alternate Peripheral Scatter-Gather

XFERMODE Bit Field Values.

Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the μDMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the μDMA controller stops. An interrupt is generated on completion of the transfers configured by each control structure. See "Ping-Pong" on page 616.

Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 618.

Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Memory Scatter-Gather mode.

Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the μ DMA controller operates in Peripheral Scatter-Gather mode. In this mode, the μ DMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the μ DMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 621.

Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Peripheral Scatter-Gather mode.

9.6 µDMA Register Descriptions

The register addresses given are relative to the µDMA base address of 0x400F.F000.

Register 4: DMA Status (DMASTAT), offset 0x000

The DMA Status (DMASTAT) register returns the status of the µDMA controller. You cannot read this register when the µDMA controller is in the reset state.

DMA Status (DMASTAT)


3:1

reserved

RO

0x0

Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.0000



et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ві	it/Field		Naı	me	Ту	ре	Reset	Desci	ription							
3	31:21		reserved F		R	0	0x000	comp	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved by preserved across a read-modify-write operation.				•			
2	20:16		DMAC	HANS	R	O	0x1F	Availa	able µD	MA Cha	nnels Mi	inus 1				
								μDMA	A contro	oller is co		d to use,			/IA chanr value of	
	15:8		rese	rved	R	Ю.	0x00	comp	atibility	with futu	ure produ	ucts, the		a reserv	To prov red bit sh	
	7:4		STA	ATE.	R	.0	0x0	Contr	ol State	e Machin	ne Status	3				
										ows the o		tatus of	the conti	rol state	machine	. Status
								Value	e De	escription	า					
								0x0	ldl	е						
								0x1	Re	eading cl	nannel c	ontroller	data.			
								0x2	Re	eading so	ource en	d pointe	r.			
								0x3	Re	eading de	estinatio	n end po	inter.			
									_							

Value	Description
0x0	Idle
0x1	Reading channel controller data.
0x2	Reading source end pointer.
0x3	Reading destination end pointer.
0x4	Reading source data.
0x5	Writing destination data.
0x6	Waiting for μDMA request to clear.
0x7	Writing channel controller data.
8x0	Stalled
0x9	Done
0xA-0xF	Undefined

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Bit/Field	Name	Type	Reset	Description
0	MASTEN	RO	0	Master Enable Status
				Value Description
				0 The μDMA controller is disabled.
				1 The μDMA controller is enabled.

Register 5: DMA Configuration (DMACFG), offset 0x004

The **DMACFG** register controls the configuration of the µDMA controller.

DMA Configuration (DMACFG)

Base 0x400F.F000 Offset 0x004 Type WO, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTEN	WO	-	Controller Master Enable

Value Description

0 Disables the μDMA controller.

Enables μDMA controller.

Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008


The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the μDMA controller depends on the number of μDMA channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 614 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the μDMA controller is in the reset state.

DMA Channel Control Base Pointer (DMACTLBASE)

Base 0x400F.F000

Offset 0x008
Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:10	ADDR	R/W	0x0000.00	Channel Control Base Address This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte aligned.
9:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the μDMA controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Base 0x400F.F000 Offset 0x00C

Type RO, reset 0x0000.0200



This field provides the base address of the alternate channel control structures.


Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the µDMA channel is waiting on a request. A peripheral can hold off the µDMA from performing a single request until the peripheral is ready for a burst request to enhance the µDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the µDMA controller is in the reset state.

DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010 Type RO, reset 0xFFFF.FFC0





31:0 WAITREQ[n] RO 0xFFFF.FFC0 Channel [n] Wait Status

> These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.

Value Description


- 1 The corresponding channel is waiting on a request.
- 0 The corresponding channel is not waiting on a request.

Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding μ DMA channel. Setting a bit generates a request for the specified μ DMA channel.

DMA Channel Software Request (DMASWREQ)

Base 0x400F.F000 Offset 0x014 Type WO, reset -



31:0 SWREQ[n] WO - Channel [n] Software Request

These bits generate software requests. Bit 0 corresponds to channel 0.

Value Description

- 1 Generate a software request for the corresponding channel.
- 0 No request generated.

These bits are automatically cleared when the software request has been completed.

Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding µDMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.


If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the µDMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. In order to resume transfers using burst requests, the corresponding bit must be set again. A bit should not be set if the corresponding peripheral does not support the burst request model.

Refer to "Request Types" on page 614 for more details about request types.

DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000

Offset 0x018 Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] responds to single or burst requests.
- 1 μ DMA channel [n] responds only to burst requests.


Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding ${\tt CLR[n]}$ bit in the **DMAUSEBURSTCLR** register.

Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register.

DMA Channel Useburst Clear (DMAUSEBURSTCLR)

Base 0x400F.F000 Offset 0x01C Type WO, reset -



31:0 CLR[n] WO - Channel [n] Useburst Clear

Value Description

- 0 No effect.
- 1 Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register meaning that μDMA channel [n] responds to single and burst requests.


Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020

Each bit of the **DMAREQMASKSET** register represents the corresponding μ DMA channel. Setting a bit disables μ DMA requests for the channel. Reading the register returns the request mask status. When a μ DMA channel's request is masked, that means the peripheral can no longer request μ DMA transfers. The channel can then be used for software-initiated transfers.

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020

Type R/W, reset 0x0000.0000



Value Description

- The peripheral associated with channel [n] is enabled to request μDMA transfers.
- The peripheral associated with channel [n] is not able to request μ DMA transfers. Channel [n] may be used for software-initiated transfers.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAREQMASKCLR** register.

Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register.

DMA Channel Request Mask Clear (DMAREQMASKCLR)

Base 0x400F.F000 Offset 0x024 Type WO, reset -



Value Description

- 0 No effect.
- 1 Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register meaning that the peripheral associated with channel [n] is enabled to request µDMA transfers.


Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028

Each bit of the **DMAENASET** register represents the corresponding μ DMA channel. Setting a bit enables the corresponding μ DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000

Offset 0x028 Type R/W, reset 0x0000.0000



Value Description

0 μDMA Channel [n] is disabled.

1 μDMA Channel [n] is enabled.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAENACLR** register.

Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAENASET** register.

DMA Channel Enable Clear (DMAENACLR)

Base 0x400F.F000 Offset 0x02C Type WO, reset -



31:0 CLR[n] WO - Clear Channel [n] Enable Clear

Value Description

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAENASET register meaning that channel [n] is disabled for μDMA transfers.

 $\begin{tabular}{ll} \textbf{Note:} & The controller disables a channel when it completes the μDMA cycle. \end{tabular}$

Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030

Each bit of the **DMAALTSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding μ DMA channel.

DMA Channel Primary Alternate Set (DMAALTSET)


SET[n]

R/W

Base 0x400F.F000 Offset 0x030

31:0

Type R/W, reset 0x0000.0000



Value Description

0x0000.0000 Channel [n] Alternate Set

- 0 μDMA channel [n] is using the primary control structure.
- 1 μDMA channel [n] is using the alternate control structure.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAALTCLR** register.

Note:


For Ping-Pong and Scatter-Gather cycle types, the µDMA controller automatically sets these bits to select the alternate channel control data structure.

Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the **DMAALTCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAALTSET** register.

DMA Channel Primary Alternate Clear (DMAALTCLR)

Base 0x400F.F000 Offset 0x034 Type WO, reset -



Value Description

- 0 No effect.
- Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register meaning that channel [n] is using the primary control structure.

Note: For Ping-Pong and Scatter-Gather cycle types, the µDMA controller automatically sets these bits to select the alternate channel control data structure.

November 08, 2011 655

Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038

Each bit of the **DMAPRIOSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

DMA Channel Priority Set (DMAPRIOSET)


SET[n]

R/W

Base 0x400F.F000 Offset 0x038

31:0

Type R/W, reset 0x0000.0000



Value Description

0x0000.0000 Channel [n] Priority Set

0 μDMA channel [n] is using the default priority level.

1 μ DMA channel [n] is using a high priority level.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding ${\tt CLR[n]}$ bit in the **DMAPRIOCLR** register.

Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register.

DMA Channel Priority Clear (DMAPRIOCLR)

Base 0x400F.F000 Offset 0x03C Type WO, reset -



31:0 CLR[n] WO - Channel [n] Priority Clear

Value Description

- 0 No effect.
- Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register meaning that channel [n] is using the default priority level.


Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C

The **DMAERRCLR** register is used to read and clear the μ DMA bus error status. The error status is set if the μ DMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the μ DMA controller. The other channels are unaffected.

DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000

Offset 0x04C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ERRCLR	R/W1C	0	μDMA Bus Error Status

Value Description

0 No bus error is pending.

1 A bus error is pending.

This bit is cleared by writing a 1 to it.

Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500

Each bit of the **DMACHASGN** register represents the corresponding µDMA channel. Setting a bit selects the secondary channel assignment as specified in Table 9-1 on page 612.

This register is provided to support legacy software. New software should use the **DMACHMAPn** registers. If a bit is clear in this register, the corresponding field in the **DMACHMAPn** registers is configured to 0x0. If a bit is set in this register, the corresponding field is configured to 0x1. If this register is read, a bit reads as 0 if the corresponding **DMACHMAPn** register field value is equal to 0, otherwise it reads as 1 if the corresponding **DMACHMAPn** register field value is not equal to 0.


DMA Channel Assignment (DMACHASGN)

CHASGN[n]

R/W

Base 0x400F.F000 Offset 0x500 Type R/W, reset 0x0000.0000

31:0



Value Description

Channel [n] Assignment Select

0 Use the primary channel assignment.

1 Use the secondary channel assignment.


Register 22: DMA Channel Interrupt Status (DMACHIS), offset 0x504

Each bit of the **DMACHIS** register represents the corresponding µDMA channel. A bit is set when that µDMA channel causes a completion interrupt. The bits are cleared by a writing a 1.

DMA Channel Interrupt Status (DMACHIS)

Base 0x400F.F000

Offset 0x504 Type R/W1C, reset 0x0000.0000



Value Description

- 1 The corresponding μDMA channel caused an interrupt.
- 0 The corresponding µDMA channel has not caused an interrupt.

This bit is cleared by writing a 1 to it.

Register 23: DMA Channel Map Select 0 (DMACHMAP0), offset 0x510

Each 4-bit field of the **DMACHMAP0** register configures the µDMA channel assignment as specified in Table 9-1 on page 612.

To support legacy software which uses the **DMA Channel Assignment (DMACHASGN)** register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

DMA Channel Map Select 0 (DMACHMAP0)

Base 0x400F.F000

Offset 0x510
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH7	SEL	ı		CH6	I SSEL	1		CH5	SEL	ı		CH4	I ISEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH3	SEL	ı		CH2	SEL	1		CH1	SEL	•		CHO	I SEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Туре	Reset	Description
31:28	CH7SEL	R/W	0x00	μDMA Channel 7 Source Select See Table 9-1 on page 612 for channel assignments.
27:24	CH6SEL	R/W	0x00	μDMA Channel 6 Source Select See Table 9-1 on page 612 for channel assignments.
23:20	CH5SEL	R/W	0x00	μDMA Channel 5 Source Select See Table 9-1 on page 612 for channel assignments.
19:16	CH4SEL	R/W	0x00	μDMA Channel 4 Source Select See Table 9-1 on page 612 for channel assignments.
15:12	CH3SEL	R/W	0x00	μDMA Channel 3 Source Select See Table 9-1 on page 612 for channel assignments.
11:8	CH2SEL	R/W	0x00	μDMA Channel 2 Source Select See Table 9-1 on page 612 for channel assignments.
7:4	CH1SEL	R/W	0x00	μDMA Channel 1 Source Select See Table 9-1 on page 612 for channel assignments.
3:0	CH0SEL	R/W	0x00	μDMA Channel 0 Source Select See Table 9-1 on page 612 for channel assignments.

Register 24: DMA Channel Map Select 1 (DMACHMAP1), offset 0x514

Each 4-bit field of the DMACHMAP1 register configures the µDMA channel assignment as specified in Table 9-1 on page 612.

To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

DMA Channel Map Select 1 (DMACHMAP1)

Base 0x400F.F000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH1	SSEL			CH1	4SEL	ı		CH1	BSEL	1		CH12	2SEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH1	I 1SEL			CH1	0SEL	•		CH9	SEL	•		CH8	SEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:28	CH15SEL	R/W	0x00	μDMA Channel 15 Source Select See Table 9-1 on page 612 for channel assignments.
27:24	CH14SEL	R/W	0x00	μDMA Channel 14 Source Select See Table 9-1 on page 612 for channel assignments.
23:20	CH13SEL	R/W	0x00	μDMA Channel 13 Source Select See Table 9-1 on page 612 for channel assignments.
19:16	CH12SEL	R/W	0x00	μDMA Channel 12 Source Select See Table 9-1 on page 612 for channel assignments.
15:12	CH11SEL	R/W	0x00	μDMA Channel 11 Source Select See Table 9-1 on page 612 for channel assignments.
11:8	CH10SEL	R/W	0x00	μDMA Channel 10 Source Select See Table 9-1 on page 612 for channel assignments.
7:4	CH9SEL	R/W	0x00	μDMA Channel 9 Source Select See Table 9-1 on page 612 for channel assignments.
3:0	CH8SEL	R/W	0x00	μDMA Channel 8 Source Select See Table 9-1 on page 612 for channel assignments.

Register 25: DMA Channel Map Select 2 (DMACHMAP2), offset 0x518

Each 4-bit field of the DMACHMAP2 register configures the µDMA channel assignment as specified in Table 9-1 on page 612.

To support legacy software which uses the **DMA Channel Assignment (DMACHASGN)** register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

DMA Channel Map Select 2 (DMACHMAP2)

Base 0x400F.F000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH2	SSEL	1		CH2	I 2SEL	1		CH2	1SEL	1		CH20	J JSEL	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
		CH1	9SEL	•		CH1	8SEL	•		CH1	7SEL	'		CH16	∂SEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Туре	Reset	Description
31:28	CH23SEL	R/W	0x00	μDMA Channel 23 Source Select See Table 9-1 on page 612 for channel assignments.
27:24	CH22SEL	R/W	0x00	μDMA Channel 22 Source Select See Table 9-1 on page 612 for channel assignments.
23:20	CH21SEL	R/W	0x00	μDMA Channel 21 Source Select See Table 9-1 on page 612 for channel assignments.
19:16	CH20SEL	R/W	0x00	μDMA Channel 20 Source Select See Table 9-1 on page 612 for channel assignments.
15:12	CH19SEL	R/W	0x00	μDMA Channel 19 Source Select See Table 9-1 on page 612 for channel assignments.
11:8	CH18SEL	R/W	0x00	μDMA Channel 18 Source Select See Table 9-1 on page 612 for channel assignments.
7:4	CH17SEL	R/W	0x00	μDMA Channel 17 Source Select See Table 9-1 on page 612 for channel assignments.
3:0	CH16SEL	R/W	0x00	μDMA Channel 16 Source Select See Table 9-1 on page 612 for channel assignments.

Register 26: DMA Channel Map Select 3 (DMACHMAP3), offset 0x51C

Each 4-bit field of the DMACHMAP3 register configures the µDMA channel assignment as specified in Table 9-1 on page 612.

To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

DMA Channel Map Select 3 (DMACHMAP3)

Base 0x400F.F000 Offset 0x51C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH3	I ISEL			CH30	OSEL	1		CH29	SEL	1		CH28	BSEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH2	7SEL			CH26	6SEL	1		CH2	SEL	'		CH2	I ISEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0


Bit/Field	Name	Туре	Reset	Description
31:28	CH31SEL	R/W	0x00	μDMA Channel 31 Source Select See Table 9-1 on page 612 for channel assignments.
27:24	CH30SEL	R/W	0x00	μDMA Channel 30 Source Select See Table 9-1 on page 612 for channel assignments.
23:20	CH29SEL	R/W	0x00	μDMA Channel 29 Source Select See Table 9-1 on page 612 for channel assignments.
19:16	CH28SEL	R/W	0x00	μDMA Channel 28 Source Select See Table 9-1 on page 612 for channel assignments.
15:12	CH27SEL	R/W	0x00	μDMA Channel 27 Source Select See Table 9-1 on page 612 for channel assignments.
11:8	CH26SEL	R/W	0x00	μDMA Channel 26 Source Select See Table 9-1 on page 612 for channel assignments.
7:4	CH25SEL	R/W	0x00	μDMA Channel 25 Source Select See Table 9-1 on page 612 for channel assignments.
3:0	CH24SEL	R/W	0x00	μDMA Channel 24 Source Select See Table 9-1 on page 612 for channel assignments.

Register 27: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x30	μDMA Peripheral ID Register [7:0]
				Can be used by software to identify the presence of this peripheral.

November 08, 2011 665


Register 28: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

666

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0xB2	μDMA Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.


November 08, 2011

Register 29: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x0B	μDMA Peripheral ID Register [23:16]
				Can be used by software to identify the presence of this peripheral.

Register 30: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x00	μDMA Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Register 31: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x04	μDMA Peripheral ID Register


Can be used by software to identify the presence of this peripheral.

Register 32: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 0 (DMAPCellID0)

Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	μDMA PrimeCell ID Register [7:0]

Register 33: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 1 (DMAPCellID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	μDMA PrimeCell ID Register [15:8]

Register 34: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 2 (DMAPCellID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	μDMA PrimeCell ID Register [23:16]

Register 35: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 3 (DMAPCelIID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	μDMA PrimeCell ID Register [31:24]

10 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of 15 physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J, Port K, Port L, Port M, Port N, Port P, Port Q). The GPIO module supports up to 120 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Up to 120 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code for Ports A-H and J; Ports K-N and P-Q are accessed through the AHB
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Per-pin interrupts available on Port P and Port Q
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence or a µDMA transfer
- Pin state can be retained during Hibernation mode
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

10.1 Signal Description

GPIO signals have alternate hardware functions. The following table lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the GPIO Digital Enable (GPIODEN) register. All GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V. The digital alternate hardware functions are enabled by setting the appropriate bit in the GPIO Alternate Function Select (GPIOAFSEL) and GPIODEN registers and configuring the PMCx bit field in the GPIO Port Control (GPIOPCTL) register to the numeric encoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-1. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

Table 10-2. GPIO Pins and Alternate Functions (157BGA)

Ю	Pin	in Analog			Digi	tal Funct	ion (GPIO	PCTL PM	Cx Bit Fiel	ld Encodii	ng) ^a		
	F III	Function	1	2	3	4	5	6	7	8	9	14	15
PA0	L3	-	U0Rx	-	-	-	-	-	-	CAN1Rx	-	-	-
PA1	M1	-	U0Tx	-	-	-	-	-	-	CAN1Tx	-	-	-
PA2	M2	-	-	SSI0Clk	-	-	-	-	-	-	-	-	-
PA3	М3	-	-	SSI0Fss	-	-	-	-	-	-	-	-	-
PA4	L4	-	-	SSIORx	-	-	-	-	-	-	-	-	-
PA5	N1	-	-	SSIOTx	-	-	-	-	-	-	-	-	-
PA6	M4	-	-	-	I2C1SCL	-	M1PWM2	-	-	-	-	-	-
PA7	N2	-	-	-	I2C1SDA	-	M1PWM3	-	-	-	-	-	-
PB0	F11	USB0ID	U1Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PB1	E11	USB0VBUS	U1Tx	-	-	-	-	-	T2CCP1	-	-	-	-

Table 10-2. GPIO Pins and Alternate Functions (157BGA) (continued)

		Analog			Digi	ital Functi	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PB2	E10	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-
PB3	D13	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-
PB4	В6	AIN10	-	SSI2Clk	-	морим2	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	A6	AIN11	-	SSI2Fss	-	морwм3	-	-	T1CCP1	CAN0Tx	-	-	-
PB6	F4	-	-	SSI2Rx	I2C5SCL	морwмо	-	-	T0CCP0	-	-	-	-
PB7	F3	-	-	SSI2Tx	I2C5SDA	M0PWM1	-	-	TOCCP1	-	-	-	-
PC0	C10	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	-
PC1	A10	-	TMS SWDIO	-	1	-	-	-	T4CCP1	-	1	-	-
PC2	B10	-	TDI	-	-	-	-	-	T5CCP0	-	1	-	-
PC3	A11	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	L2	C1-	U4Rx	U1Rx	-	морим6	-	IDX1	WT0CCP0	Ulrts	-	-	-
PC5	L1	C1+	U4Tx	U1Tx	-	морwм7	-	PhA1	WT0CCP1	Ulcts	-	-	-
PC6	K1	C0+	U3Rx	-	-	-	-	PhB1	WT1CCP0	USB0EPEN	-	-	-
PC7	K2	C0-	U3Tx	-	-	-	-	-	WT1CCP1	USB0PFLT	-	-	-
PD0	B2	AIN15	SSI3Clk	SSI1Clk	I2C3SCL	морwм6	M1PWM0	-	WT2CCP0	-	-	-	-
PD1	B1	AIN14	SSI3Fss	SSI1Fss	I2C3SDA	морwм7	M1PWM1	-	WT2CCP1	-	-	-	-
PD2	C2	AIN13	SSI3Rx	SSI1Rx	-	MOFAULTO	-	-	WT3CCP0	USB0EPEN	-	-	-
PD3	C1	AIN12	SSI3Tx	SSI1Tx	-	-	-	IDX0	WT3CCP1	USB0PFLT	-	-	-
PD4	A4	AIN7	U6Rx	-	-	-	-	-	WT4CCP0	-	ı	-	-
PD5	B4	AIN6	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-
PD6	А3	AIN5	U2Rx	-	-	MOFAULTO	-	PhA0	WT5CCP0	-	-	-	-
PD7	В3	AIN4	U2Tx	-	-	MOFAULT1	-	PhB0	WT5CCP1	NMI	-	-	-
PE0	F1	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	F2	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	E1	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	E2	AIN0	-	-	-	-	-	-	-	-	-	-	-
PE4	A5	AIN9	U5Rx	-	I2C2SCL	морим4	M1PWM2	-	-	CAN0Rx	ı	-	-
PE5	B5	AIN8	U5Tx	-	I2C2SDA	морим5	M1PWM3	-	-	CAN0Tx	1	-	-
PE6	A7	AIN21	-	-	1	-	-	-	-	CAN1Rx	ı	-	-
PE7	В7	AIN20	U1RI	-	-	-	-	-	-	CAN1Tx	-	-	-
PF0	М9	-	Ulrts	SSI1Rx	CAN0Rx	-	M1PWM4	PhA0	T0CCP0	NMI	C00	TRD2	-
PF1	N9	-	U1CTS	SSI1Tx	-	-	M1PWM5	PhB0	T0CCP1	-	C1o	TRD1	-
PF2	L10	-	U1DCD	SSI1Clk	-	MOFAULTO	M1PWM6	-	T1CCP0	-	C20	TRD0	-
PF3	K10	-	U1DSR	SSI1Fss	CAN0Tx	MOFAULT1	M1PWM7	-	T1CCP1	-	ı	TRCLK	-
PF4	L9	-	U1DTR	-	-	MOFAULT2	M1FAULTO	IDX0	T2CCP0	USB0EPEN	-	TRD3	-
PF5	K9	-	-	-	-	MOFAULT3	-	-	T2CCP1	USB0PFLT	-	-	-
PF6	N8	-	-	-	I2C2SCL	-	-	-	T3CCP0	-	-	-	-
PF7	M8	-	-	-	I2C2SDA	-	M1FAULTO	-	T3CCP1	-	-	-	-

Table 10-2. GPIO Pins and Alternate Functions (157BGA) (continued)

		Analog			Digi	tal Functi	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodir	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PG0	L8	-	-	-	I2C3SCL	-	M1FAULT1	PhA1	T4CCP0	-	-	-	-
PG1	K8	-	-	-	I2C3SDA	-	M1FAULT2	PhB1	T4CCP1	-	-	-	-
PG2	N7	-	-	-	I2C4SCL	MOFAULT1	M1PWM0	-	T5CCP0	-	-	-	-
PG3	M7	-	-	-	I2C4SDA	MOFAULT2	M1PWM1	PhA1	T5CCP1	-	-	-	-
PG4	K7	-	U2Rx	-	I2C1SCL	MOPWM4	M1PWM2	PhB1	WT0CCP0	USB0EPEN	-	-	-
PG5	L7	-	U2Tx	-	I2C1SDA	морим5	M1PWM3	IDX1	WT0CCP1	USB0PFLT	-	-	-
PG6	N4	-	-	-	I2C5SCL	морим6	-	-	WT1CCP0	-	-	-	-
PG7	N3	-	-	-	I2C5SDA	морим7	IDX1	-	WT1CCP1	-	-	-	-
PH0	K3	-	-	SSI3Clk	-	моримо	-	MOFAULTO	WT2CCP0	-	-	-	-
PH1	K4	-	-	SSI3Fss	-	M0PWM1	IDX0	MOFAULT1	WT2CCP1	-	-	-	-
PH2	J4	-	-	SSI3Rx	-	M0PWM2	-	MOFAULT2	WT5CCP0	-	-	-	-
РН3	J2	-	-	SSI3Tx	-	моримз	-	MOFAULT3	WT5CCP1	-	-	-	-
PH4	J3	-	-	SSI2Clk	-	морим4	PhA0	-	WT3CCP0	-	-	-	-
PH5	H4	-	-	SSI2Fss	-	морим5	PhB0	-	WT3CCP1	-	-	-	-
РН6	НЗ	-	-	SSI2Rx	-	морим6	-	-	WT4CCP0	-	-	-	-
PH7	G4	-	-	SSI2Tx	-	морим7	-	-	WT4CCP1	-	-	-	-
PJ0	C9	-	U4Rx	-	-	-	-	-	T1CCP0	-	-	-	-
PJ1	В9	-	U4Tx	-	-	-	-	-	T1CCP1	-	-	-	-
PJ2	A9	-	U5Rx	-	-	-	IDX0	-	T2CCP0	-	-	-	-
PJ3	C8	-	U5Tx	-	-	-	-	-	T2CCP1	-	-	-	-
PJ4	D5	C2+	U6Rx	-	-	-	-	-	T3CCP0	-	-	-	-
PJ5	C5	C2-	U6Tx	-	-	-	-	-	T3CCP1	-	-	-	-
PJ6	C6	-	-	-	-	-	-	-	-	-	-	-	-
PJ7	C4	-	-	-	-	-	-	-	-	-	-	-	-
PK0	G2	AIN16	-	SSI3Clk	-	-	-	M1FAULT0	-	-	-	-	-
PK1	G1	AIN17	-	SSI3Fss	-	-	-	M1FAULT1	-	-	-	-	-
PK2	H1	AIN18	-	SSI3Rx	-	-	-	M1FAULT2	-	-	-	-	-
PK3	H2	AIN19	-	SSI3Tx	-	-	-	M1FAULT3	-	-	-	-	-
PK4	B11	-	U7Rx	-	-	-	-	MOFAULTO	RTCCLK	C0o	-	-	-
PK5	B12	-	U7Tx	-	-	-	-	MOFAULT1	-	C1o	-	-	-
PK6	C11	-	-	-	-	-	-	MOFAULT2	WT1CCP0	C2o	-	-	-
PK7	A12	-	-	-	-	-	-	MOFAULT3	WT1CCP1	-	-	-	-
PL0	D11	-	-	-	-	-	-	-	T0CCP0	WT0CCP0	-	-	-
PL1	C12	-	-	-	-	-	-	-	T0CCP1	WT0CCP1	-	-	-
PL2	A13	-	-	-	-	-	-	-	T1CCP0	WT1CCP0	-	-	-
PL3	B13	-	-	-	-	-	-	-	T1CCP1	WT1CCP1	-	-	-
PL4	D12	-	-	-	-	-	-	-	T2CCP0	WT2CCP0	-	-	LPC0FRAME
PL5	C13	-	-	-	-	-	-	-	T2CCP1	WT2CCP1	-	-	LPC0RESET
PL6	E12	USB0DP	-	-	-	-	-	-	T3CCP0	WT3CCP0	-	-	-
PL7	E13	USB0DM	-	-	-	-	-	-	T3CCP1	WT3CCP1	-	-	-

Table 10-2. GPIO Pins and Alternate Functions (157BGA) (continued)

10	Pin	Analog	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a												
10	PIII	Function	1	2	3	4	5	6	7	8	9	14	15		
PM0	F13	-	-	-	-	-	-	-	T4CCP0	WT4CCP0	-	-	LPC0PD		
PM1	F12	-	-	-	-	-	-	-	T4CCP1	WT4CCP1	-	-	LPC0SCI		
PM2	G11	-	-	-	-	-	-	-	T5CCP0	WT5CCP0	-	-	IPCOCLKRIN		
РМ3	H10	-	-	-	-	-	-	-	T5CCP1	WT5CCP1	-	-	-		
PM4	H13	-	-	-	-	-	-	-	-	-	-	-	-		
PM5	H12	-	-	-	-	-	-	-	-	-	-	-	-		
РМ6	H11	-	-	морим4	-	-	-	-	WT0CCP0	-	-	-	-		
PM7	L13	-	-	морим5	-	-	-	-	WT0CCP1	-	-	-	-		
PN0	A8	AIN23	CAN0Rx	-	-	-	-	-	-	-	-	-	-		
PN1	В8	AIN22	CAN0Tx	-	-	-	-	-	-	-	-	-	-		
PN2	G3	-	-	морwм6	-	-	-	-	WT2CCP0	-	-	-	-		
PN3	D10	-	-	морим7	-	-	-	-	WT2CCP1	-	-	-	-		
PN4	L11	-	-	M1PWM4	-	-	-	-	WT3CCP0	-	-	-	-		
PN5	N12	-	-	M1PWM5	-	-	-	-	WT3CCP1	-	-	-	-		
PN6	N11	-	-	M1PWM6	-	-	-	-	WT4CCP0	-	-	-	-		
PN7	M11	-	-	M1PWM7	-	-	-	-	WT4CCP1	-	-	-	-		
PP0	M13	-	M0PWM0	-	-	-	-	-	T4CCP0	-	-	-	-		
PP1	L12	-	M0PWM1	-	-	-	-	-	T4CCP1	-	-	-	-		
PP2	M5	-	M0PWM2	-	-	-	-	-	T5CCP0	-	-	-	-		
PP3	J12	-	M0PWM3	-	-	-	-	-	T5CCP1	-	-	-	-		
PP4	J13	-	морим4	-	-	-	-	-	WT0CCP0	-	-	-	-		
PP5	L5	-	морум5	-	-	-	-	-	WT0CCP1	-	-	-	-		
PP6	D8	-	моримб	-	-	-	-	-	WT1CCP0	-	-	-	-		
PP7	K6	-	морим7	-	-	-	-	-	WT1CCP1	-	-	-	-		
PQ0	D4	-	M1PWM0	-	-	-	-	-	WT2CCP0	-	-	-	-		
PQ1	E4	-	M1PWM1	-	-	-	-	-	WT2CCP1	-	-	-	-		
PQ2	F5	-	M1PWM2	-	-	-	-	-	WT3CCP0	-	-	-	-		
PQ3	N5	-	M1PWM3	-	-	-	-	-	WT3CCP1	-	-	-	-		
PQ4	N6	-	M1PWM4	-	-	-	-	-	WT4CCP0	-	-	-	-		
PQ5	K5	-	M1PWM5	-	-	-	-	-	WT4CCP1	-	-	-	-		
PQ6	M6	-	M1PWM6	-	-	-	-	-	WT5CCP0	-	-	-	-		
PQ7	L6	-	M1PWM7	-	-	_	_	-	WT5CCP1	-	-	-	-		


a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 10-13 are not used on this device.

10.2 Functional Description

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 10-1 on page 679 and Figure 10-2 on page 680). The LM4F232H5BB microcontroller contains 15 ports and thus 15 of these physical GPIO blocks. Note that not all pins may be implemented on every block. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For

information on which GPIO pins are used for alternate hardware functions, refer to Table 23-5 on page 1398.

Figure 10-1. Digital I/O Pads






Figure 10-2. Analog/Digital I/O Pads

10.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

10.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 690) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.


10.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 688) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 10-3, where u indicates that data is unchanged by the write.

Figure 10-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 10-4.

Figure 10-4. GPIODATA Read Example



10.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

■ **GPIO Interrupt Sense (GPIOIS)** register (see page 691)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 692)
- GPIO Interrupt Event (GPIOIEV) register (see page 693)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 694).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 695 and page 696). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 697).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

10.2.2.1 Interrupts Per Pin

Each pin of GPIO PortP and PortQ can capture a system interrupt. Each pin has a dedicated interrupt vector and can be handled by separate interrupt handlers. The PPO and PQO interrupts serve as a master interrupt and provide a legacy aggregated interrupt version. For interrupt assignments, see Table 2-9 on page 104.

10.2.2.2 ADC Trigger Source

Any GPIO pin can be configured to be an external trigger for the ADC using the **GPIO ADC Control** (**GPIOADCCTL**) register. If any GPIO is configured as a non-masked interrupt pin (the appropriate bit of **GPIOIM** is set), and interrupt for that port is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 860.

Note that if the Port B **GPIOADCCTL** register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

10.2.2.3 µDMA Trigger Source

Any GPIO pin can be configured to be an external trigger for the μ DMA using the **GPIO DMA Control** (**GPIODMACTL**) register. If any GPIO is configured as a non-masked interrupt pin (the appropriate bit of **GPIOIM** is set), an interrupt for that port is generated and an external trigger signal is sent to the μ DMA. If the μ DMA is configured to start a transfer based on the GPIO signal, a transfer is initiated.

10.2.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 698), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 23-5 on page 1398.

Note: If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

10.2.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

10.2.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIODDR**, **GPIODDR**, **GPIODDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

10.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

10.3 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 285). Note that GPIO ports K, L, M, N, P, and Q can only be accessed through the AHB aperture.

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGCGPIO** register (see page 389).

When the internal POR signal is asserted and until otherwise configured, all GPIO pins are configured to be undriven (tristate): **GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0, except for the pins shown in Table 10-1 on page 675. Table 10-3 on page 684 shows all possible configurations

of the GPIO pads and the control register settings required to achieve them. Table 10-4 on page 684 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

Table 10-3. GPIO Pad Configuration Examples

Configuration	GPIO Reg	jister Bit Va	lue ^a							
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?
Open Drain Input/Output (I2CSDA)	1	Х	1	1	Х	Х	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Input (QEI)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

Table 10-4. GPIO Interrupt Configuration Example

Register	Desired Interrupt Event Trigger	Pin 2 Bit Value ^a							
		7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	Х
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	Х
GPIOIEV	0=Low level, or falling edge 1=High level, or rising edge		Х	Х	Х	Х	1	Х	Х
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

10.4 Register Map

Table 10-6 on page 686 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible

^{?=}Can be either 0 or 1, depending on the configuration

with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A (APB): 0x4000.4000
- GPIO Port A (AHB): 0x4005.8000
- GPIO Port B (APB): 0x4000.5000
- GPIO Port B (AHB): 0x4005.9000
- GPIO Port C (APB): 0x4000.6000
- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000
- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (AHB): 0x4005.C000
- GPIO Port F (APB): 0x4002.5000
- GPIO Port F (AHB): 0x4005.D000
- GPIO Port G (APB): 0x4002.6000
- GPIO Port G (AHB): 0x4005.E000
- GPIO Port H (APB): 0x4002.7000
- GPIO Port H (AHB): 0x4005.F000
- GPIO Port J (APB): 0x4003.D000
- GPIO Port J (AHB): 0x4006.0000
- GPIO Port K (AHB): 0x4006.1000
- GPIO Port L (AHB): 0x4006.2000
- GPIO Port M (AHB): 0x4006.3000
- GPIO Port N (AHB): 0x4006.4000
- GPIO Port P (AHB): 0x4006.5000
- GPIO Port Q (AHB): 0x4006.6000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 389). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-5. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). These six pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port D7, GPIO Port F0, and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PD7 and PF0 pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port C is 0x0000.00F0, for GPIO Port D is 0x0000.007F, and for GPIO Port F is 0x0000.00FE.

Table 10-6. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	688
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	690
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	691
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	692
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	693
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	694
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	695
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	696
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	697
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	698
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	700
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	701
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	702
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	704
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	705
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	707
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	709
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	710
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	712
0x524	GPIOCR	-	-	GPIO Commit	713

Table 10-6. GPIO Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x528	GPIOAMSEL	R/W	0x0000.0000	GPIO Analog Mode Select	715
0x52C	GPIOPCTL	R/W	-	GPIO Port Control	717
0x530	GPIOADCCTL	R/W	0x0000.0000	GPIO ADC Control	719
0x534	GPIODMACTL	R/W	0x0000.0000	GPIO DMA Control	720
0x538	GPIOSI	R/W	0x0000.0000	GPIO Select Interrupt	721
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	722
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	723
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	724
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	725
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	726
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	727
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	728
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	729
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	730
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	731
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	732
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	733

10.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 690).


In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	DATA	R/W	0x00	GPIO Data

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 681 for examples of reads and writes.


Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x400

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction


- 0 Corresponding pin is an input.
- Corresponding pins is an output.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Setting a bit in the **GPIOIS** register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x404



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense


- 0 The edge on the corresponding pin is detected (edge-sensitive).
- 1 The level on the corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 691) is set to detect edges, setting a bit in the **GPIOIBE** register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 693). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x408 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges


- 0 Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 693).
- 1 Both edges on the corresponding pin trigger an interrupt.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 691). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x40C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event


- 0 A falling edge or a Low level on the corresponding pin triggers an interrupt.
- 1 A rising edge or a High level on the corresponding pin triggers an interrupt.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x410 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable


- 0 The interrupt from the corresponding pin is masked.
- 1 The interrupt from the corresponding pin is sent to the interrupt controller.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the **GPIO Interrupt Mask (GPIOIM)** register (see page 694) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the **GPIO Interrupt Clear (GPIOICR)** register.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x414 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Value Description

- 1 An interrupt condition has occurred on the corresponding pin.
- O An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.


Note that if the Port B **GPIOADCCTL** register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x418

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

Value Description

- 1 An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.
- O An interrupt condition on the corresponding pin is masked or has not occurred.


A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x41C



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

- 1 The corresponding interrupt is cleared.
- 0 The corresponding interrupt is unaffected.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The **GPIO Port Control (GPIOPCTL)** register is used to select one of the possible functions. Table 23-5 on page 1398 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins

Table 10-7. GPIO Pins With Non-Zero Reset Values

back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.


Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

When using the I^2C module, in addition to setting the **GPIOAFSEL** register bits for the I^2C clock and data pins, the pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register (see examples in "Initialization and Configuration" on page 683).

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x420 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	R/W	-	GPIO Alternate Function Select

Value Description

- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.


The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 675.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x500 Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 2-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR4R or GPIODR8R register.


Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x504 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 4-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR8** register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

Note: There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V_{OH}/V_{OL} levels. See "Recommended Operating Conditions" on page 1409 for further information.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port F (APR) base: 0x4002 4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006,2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x508 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 8-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR4R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR4** register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 710). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C data pins should be set (see examples in "Initialization and Configuration" on page 683).

GPIO Open Drain Select (GPIOODR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x50C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

- 1 The corresponding pin is configured as open drain.
- 0 The corresponding pin is not configured as open drain.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 707). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-8. GPIO Pins With Non-Zero Reset Values


GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (APB) base: 0x4000.4000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x510 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable

Value Description

- 1 The corresponding pin has a weak pull-up resistor.
- 0 The corresponding pin is not affected.

Setting a bit in the **GPIOPDR** register clears the corresponding bit in the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 675.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 705).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-9. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1


The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (APB) base: 0x4000.4000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x514

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDF	R/W	0x00	Pad Weak Pull-Down Enable

Value Description

- 1 The corresponding pin has a weak pull-down resistor.
- 0 The corresponding pin is not affected.


Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 702).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x518 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

- 1 Slew rate control is enabled for the corresponding pin.
- 0 Slew rate control is disabled for the corresponding pin.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin as a digital input or output (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-10. GPIO Pins With Non-Zero Reset Values


GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 698), GPIO Pull Up Select (GPIOPUR) register (see page 705), GPIO Pull-Down Select (GPIOPDR) register (see page 707), and GPIO Digital Enable (GPIODEN) register (see page 710) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 712) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 713) have been set.

GPIO Digital Enable (GPIODEN)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x51C Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	_	Digital Enable

- The digital functions for the corresponding pin are disabled.
- The digital functions for the corresponding pin are enabled.


 The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 675.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 713). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x520 Type R/W, reset 0x0000.0001



Bit/Field Name Type Reset Description

31:0 LOCK R/W 0x0000.0001 GPIO Lock

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description

0x1 The GPIOCR register is locked and may not be modified.

0x0 The **GPIOCR** register is unlocked and may be modified.

Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers is committed to the register and reflects the new value.


The contents of the GPIOCR register can only be modified if the status in the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the status in the GPIOLOCK register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PD7, PF0, and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the GPIOLOCK, **GPIOCR**, and the corresponding registers.

> Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PD7, PF0, and PC[3:0], all of the other bits in the GPIOCR registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x524 Type -, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CR	-	-	GPIO Commit

Value Description

- 1 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
- The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). These six pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port D7, GPIO Port F0, and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PD7 and PF0 pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port C is 0x0000.00F0, for GPIO Port D is 0x0000.00FF, and for GPIO Port F is 0x0000.00FE.

Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

Important: This register is only valid for ports and pins that can be used as ADC AINx inputs.


If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.

The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 23-5 on page 1398.

GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x528 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	GPIOAMSEL	R/W	0x00	GPIO Analog Mode Select

Value Description

- The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
- The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.

Note: This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.

The reset state of this register is 0 for all signals.

Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 23-5 on page 1398. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-11. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x2
PB[3:2]	I ² C0	0	0	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 683.

GPIO Port Control (GPIOPCTL)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.9000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4006.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4005.A000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4005.C000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.C000
GPIO Port F (AHB) base: 0x4005.C000
GPIO Port G (AHB) base: 0x4005.C000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (AHB) base: 0x4005.F000
GPIO Port J (AHB) base: 0x4006.0000
GPIO Port J (AHB) base: 0x4006.0000
GPIO Port K (AHB) base: 0x4006.0000
GPIO Port M (AHB) base: 0x4006.3000
GPIO Port N (AHB) base: 0x4006.4000
GPIO Port N (AHB) base: 0x4006.5000
GPIO Port Q (AHB) base: 0x4006.5000
GPIO Port Q (AHB) base: 0x4006.6000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		PM	C7			PM	C6			PM	C5			PM	C4	
Туре	R/W															
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PM	C3			PM	C2			PM	C1			PM	C0	
Туре	R/W															
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:28	PMC7	R/W	-	Port Mux Control 7
				This field controls the configuration for GPIO pin 7.
27:24	PMC6	R/W	-	Port Mux Control 6
				This field controls the configuration for GPIO pin 6.
23:20	PMC5	R/W	-	Port Mux Control 5
				This field controls the configuration for GPIO pin 5.
19:16	PMC4	R/W	-	Port Mux Control 4
				This field controls the configuration for GPIO pin 4.
15:12	PMC3	R/W	_	Port Mux Control 3
				This field controls the configuration for GPIO pin 3.
11:8	PMC2	R/W	_	Port Mux Control 2
				This field controls the configuration for GPIO pin 2.
7:4	PMC1	R/W	_	Port Mux Control 1
				This field controls the configuration for GPIO pin 1.
3:0	PMC0	R/W	_	Port Mux Control 0
				This field controls the configuration for GPIO pin 0.


Register 23: GPIO ADC Control (GPIOADCCTL), offset 0x530

This register is used to configure a GPIO pin as a source for the ADC trigger.

Note that if the Port B **GPIOADCCTL** register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

GPIO ADC Control (GPIOADCCTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x530 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ADCEN	R/W	0x00	ADC Trigger Enable


- 1 The corresponding pin is used to trigger the ADC.
- 0 The corresponding pin is not used to trigger the ADC.

Register 24: GPIO DMA Control (GPIODMACTL), offset 0x534

This register is used to configure a GPIO pin as a source for the µDMA trigger.

GPIO DMA Control (GPIODMACTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x534 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DMAEN	R/W	0x00	μDMA Trigger Enable

- 1 The corresponding pin is used to trigger the μ DMA.
- 0 The corresponding pin is not used to trigger the μDMA .


Register 25: GPIO Select Interrupt (GPIOSI), offset 0x538

This register is used to enable individual interrupts for each pin.

Note: This register is only available on Port P and Port Q.

GPIO Select Interrupt (GPIOSI)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x538 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SUM	R/W	0	Summary Interrupt

Value Description


- 1 Each pin has its own interrupt vector.
- O All port pin interrupts are OR'ed together to produce a summary interrupt.

Register 26: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	GPIO Peripheral ID Register [7:0]

Register 27: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	GPIO Peripheral ID Register [15:8]

Register 28: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	GPIO Peripheral ID Register [23:16]

Register 29: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFDC Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	GPIO Peripheral ID Register [31:24]

Register 30: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFE0 Type RO, reset 0x0000.0061

0

0


0

0

0

Reset

0



0

0

0

1

0

0

1

0

0


Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral.

Register 31: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

Register 32: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.

Register 33: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFEC Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Register 34: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register [7:0] Provides software a standard cross-peripheral identification system.


Register 35: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The GPIOPCeIIID1, GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFF4

Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

Register 36: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system.

Register 37: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system.

11 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris® General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks. Each 16/32-bit GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or concatenated to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Each 32/64-bit Wide GPTM block provides 32-bit timers for Timer A and Timer B that can be concatenated to operate as a 64-bit timer. Timers can also be used to trigger µDMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 125) and the PWM timer in the PWM modules (see "PWM Timer" on page 1259).

The General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks with the following functional options:

- 16/32-bit operating modes:
 - 16- or 32-bit programmable one-shot timer
 - 16- or 32-bit programmable periodic timer
 - 16-bit general-purpose timer with an 8-bit prescaler
 - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
 - 16-bit input-edge count- or time-capture modes with an 8-bit prescaler
 - 16-bit PWM mode with an 8-bit prescaler and software-programmable output inversion of the PWM signal
- 32/64-bit operating modes:
 - 32- or 64-bit programmable one-shot timer
 - 32- or 64-bit programmable periodic timer
 - 32-bit general-purpose timer with a 16-bit prescaler
 - 64-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
 - 32-bit input-edge count- or time-capture modes with a16-bit prescaler
 - 32-bit PWM mode with a 16-bit prescaler and software-programmable output inversion of the PWM signal
- Count up or down
- Twelve 16/32-bit Capture Compare PWM pins (CCP)
- Twelve 32/64-bit Capture Compare PWM pins (CCP)

- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- Timer synchronization allows selected timers to start counting on the same clock cycle
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

11.1 Block Diagram

In the block diagram, the specific Capture Compare PWM (CCP) pins available depend on the Stellaris device. See Table 11-1 on page 735 for the available CCP pins and their timer assignments.

Figure 11-1. GPTM Module Block Diagram




Table 11-1. Available CCP Pins

Timer	Up/Down Counter	Even CCP Pin	Odd CCP Pin
16/32-Bit Timer 0	Timer A	T0CCP0	-

Table 11-1. Available CCP Pins (continued)

Timer	Up/Down Counter	Even CCP Pin	Odd CCP Pin
	Timer B	-	TOCCP1
16/32-Bit Timer 1	Timer A	T1CCP0	-
	Timer B	-	T1CCP1
16/32-Bit Timer 2	Timer A	T2CCP0	-
	Timer B	-	T2CCP1
16/32-Bit Timer 3	Timer A	T3CCP0	-
	Timer B	-	T3CCP1
16/32-Bit Timer 4	Timer A	T4CCP0	-
	Timer B	-	T4CCP1
16/32-Bit Timer 5	Timer A	T5CCP0	-
	Timer B	-	T5CCP1
32/64-Bit Wide Timer 0	Timer A	WT0CCP0	-
	Timer B	-	WT0CCP1
32/64-Bit Wide Timer 1	Timer A	WT1CCP0	-
	Timer B	-	WT1CCP1
32/64-Bit Wide Timer 2	Timer A	WT2CCP0	-
	Timer B	-	WT2CCP1
32/64-Bit Wide Timer 3	Timer A	WT3CCP0	-
	Timer B	-	WT3CCP1
32/64-Bit Wide Timer 4	Timer A	WT4CCP0	-
	Timer B	-	WT4CCP1
32/64-Bit Wide Timer 5	Timer A	WT5CCP0	-
	Timer B	-	WT5CCP1

11.2 Signal Description

The following table lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) should be set to choose the GP Timer function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the GP Timer signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 11-2. General-Purpose Timers Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
TOCCPO	F4 M9 D11	PB6 (7) PF0 (7) PL0 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
T0CCP1	F3 N9 C12	PB7 (7) PF1 (7) PL1 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.

Table 11-2. General-Purpose Timers Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
T1CCP0	B6 L10 C9 A13	PB4 (7) PF2 (7) PJ0 (7) PL2 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
T1CCP1	A6 K10 B9 B13	PB5 (7) PF3 (7) PJ1 (7) PL3 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
T2CCP0	F11 L9 A9 D12	PB0 (7) PF4 (7) PJ2 (7) PL4 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
T2CCP1	E11 K9 C8 C13	PB1 (7) PF5 (7) PJ3 (7) PL5 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
T3CCP0	E10 N8 D5 E12	PB2 (7) PF6 (7) PJ4 (7) PL6 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
T3CCP1	D13 M8 C5 E13	PB3 (7) PF7 (7) PJ5 (7) PL7 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
T4CCP0	C10 L8 F13 M13	PC0 (7) PG0 (7) PM0 (7) PP0 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
T4CCP1	A10 K8 F12 L12	PC1 (7) PG1 (7) PM1 (7) PP1 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
T5CCP0	B10 N7 G11 M5	PC2 (7) PG2 (7) PM2 (7) PP2 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
T5CCP1	A11 M7 H10 J12	PC3 (7) PG3 (7) PM3 (7) PP3 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
WT0CCP0	L2 K7 D11 H11 J13	PC4 (7) PG4 (7) PL0 (8) PM6 (7) PP4 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
WT0CCP1	L1 L7 C12 L13 L5	PC5 (7) PG5 (7) PL1 (8) PM7 (7) PP5 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.

Table 11-2. General-Purpose Timers Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
WT1CCP0	K1 N4 C11 A13 D8	PC6 (7) PG6 (7) PK6 (7) PL2 (8) PP6 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
WT1CCP1	K2 N3 A12 B13 K6	PC7 (7) PG7 (7) PK7 (7) PL3 (8) PP7 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
WT2CCP0	B2 K3 D12 G3 D4	PD0 (7) PH0 (7) PL4 (8) PN2 (7) PQ0 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
WT2CCP1	B1 K4 C13 D10 E4	PD1 (7) PH1 (7) PL5 (8) PN3 (7) PQ1 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
WT3CCP0	C2 J3 E12 L11 F5	PD2 (7) PH4 (7) PL6 (8) PN4 (7) PQ2 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
WT3CCP1	C1 H4 E13 N12 N5	PD3 (7) PH5 (7) PL7 (8) PN5 (7) PQ3 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
WT4CCP0	A4 H3 F13 N11 N6	PD4 (7) PH6 (7) PM0 (8) PN6 (7) PQ4 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
WT4CCP1	B4 G4 F12 M11 K5	PD5 (7) PH7 (7) PM1 (8) PN7 (7) PQ5 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
WT5CCP0	A3 J4 G11 M6	PD6 (7) PH2 (7) PM2 (8) PQ6 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
WT5CCP1	B3 J2 H10 L6	PD7 (7) PH3 (7) PM3 (8) PQ7 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

11.3 Functional Description

The main components of each GPTM block are two free-running up/down counters (referred to as Timer A and Timer B), two match registers, two prescaler match registers, two shadow registers,

and two load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface. Timer A and Timer B can be used individually, in which case they have a 16-bit counting range for the 16/32-bit GPTM blocks and a 32-bit counting range for 32/64-bit Wide GPTM blocks. In addition, Timer A and Timer B can be concatenated to provide a 32-bit counting range for the 16/32-bit GPTM blocks and a 64-bit counting range for the 32/64-bit Wide GPTM blocks. Note that the prescaler can only be used when the timers are used individually.

The available modes for each GPTM block are shown in Table 11-3 on page 739. Note that when counting down in one-shot or periodic modes, the prescaler acts as a true prescaler and contains the least-significant bits of the count. When counting up in one-shot or periodic modes, the prescaler acts as a timer extension and holds the most-significant bits of the count. In input edge count, input edge time and PWM mode, the prescaler always acts as a timer extension, regardless of the count direction.

pabilities
ľ

		Count		Counter Size		ıler Size ^a	Prescaler Behavior
Mode	Timer Use	Direction	16/32-bit GPTM	32/64-bit Wide GPTM	16/32-bit GPTM	32/64-bit Wide GPTM	(Count Direction)
One-shot	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Up), Prescaler (Down)
	Concatenated	Up or Down	32-bit	64-bit	-	-	N/A
Periodic	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Up), Prescaler (Down)
	Concatenated	Up or Down	32-bit	64-bit	-	-	N/A
RTC	Concatenated	Up	32-bit	64-bit	-	-	N/A
Edge Count	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Both)
Edge Time	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Both)
PWM	Individual	Down	16-bit	32-bit	8-bit	16-bit	Timer Extension

a. The prescaler is only available when the timers are used individually

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 758), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 760), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 764). When in one of the concatentated modes, Timer A and Timer B can only operate in one mode. However, when configured in an individual mode, Timer A and Timer B can be independently configured in any combination of the individual modes.

11.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to all 1s, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTAILR) register (see page 786) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 787) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 796) and the GPTM Timer B Value (GPTMTBV) register (see page 797). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 790), the GPTM Timer B Prescale (GPTMTBPR) register (see page 799), the GPTM Timer B Prescale Snapshot (GPTMTBPS) register (see page 800), the GPTM Timer A Prescale Value (GPTMTAPV) register (see page 801), and the GPTM Timer B Prescale Value (GPTMTBPV) register (see page 802).

11.3.2 Timer Modes

This section describes the operation of the various timer modes. When using Timer A and Timer B in concatenated mode, only the Timer A control and status bits must be used; there is no need to use Timer B control and status bits. The GPTM is placed into individual/split mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 758). In the following sections, the variable "n" is used in bit field and register names to imply either a Timer A function or a Timer B function. Throughout this section, the timeout event in down-count mode is 0x0 and in up-count mode is the value in the **GPTM Timer n Interval Load (GPTMTnILR)** and the optional **GPTM Timer n Prescale (GPTMTnPR)** registers.

11.3.2.1 One-Shot/Periodic Timer Mode

The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTM Timer n Mode (GPTMTnMR)** register (see page 760). The timer is configured to count up or down using the TnCDIR bit in the **GPTMTnMR** register.

When software sets the \mathtt{TnEN} bit in the **GPTM Control (GPTMCTL)** register (see page 768), the timer begins counting up from 0x0 or down from its preloaded value. Alternatively, if the \mathtt{TnWOT} bit is set in the **GPTMTnMR** register, once the \mathtt{TnEN} bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 749). Table 11-4 on page 740 shows the values that are loaded into the timer registers when the timer is enabled.

Register	Count Down Mode	Count Up Mode
TnR	GPTMTnlLR	0x0
TnV	GPTMTnlLR	0x0
TnPS	GPTMTnPR in individual mode; not available in concatenated mode	0x0 in individual mode; not available in concatenated mode
TnPV	GPTMTnPR in individual mode; not available in concatenated mode	0x0 in individual mode; not available in concatenated mode

Table 11-4. Counter Values When the Timer is Enabled in Periodic or One-Shot Modes

When the timer is counting down and it reaches the timeout event (0x0), the timer reloads its start value from the **GPTMTnILR** and the **GPTMTnPR** registers on the next cycle. When the timer is counting up and it reaches the timeout event (the value in the **GPTMTnILR** and the optional **GPTMTnPR** registers), the timer reloads with 0x0. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, the timer starts counting again on the next cycle.

In periodic, snap-shot mode (TnMR field is 0x2 and the TnSNAPS bit is set in the **GPTMTnMR** register), the value of the timer at the time-out event is loaded into the **GPTMTnR** register and the value of the prescaler is loaded into the **GPTMTnPS** register. The free-running counter value is shown in the **GPTMTnV** register and the free-running prescaler value is shown in the **GPTMTnPV** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry by examining the snapshot values and the current value of the free-running timer. Snapshot mode is not available when the timer is configured in one-shot mode.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the TnTORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 778), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 784). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 775), the GPTM also sets the TnTOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 781). By setting the TnMIE bit in the GPTMTnMR register, an interrupt condition can also be generated when the Timer value equals the value loaded into the GPTM Timer

n Match (GPTMTnMATCHR) and **GPTM Timer n Prescale Match (GPTMTnPMR)** registers. This interrupt has the same status, masking, and clearing functions as the time-out interrupt, but uses the match interrupt bits instead (for example, the raw interrupt status is monitored via \mathtt{TnMRIS} bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register). Note that the interrupt status bits are not updated by the hardware unless the \mathtt{TnMIE} bit in the **GPTMTnMR** register is set, which is different than the behavior for the time-out interrupt. The ADC trigger is enabled by setting the \mathtt{TnOTE} bit in **GPTMCTL**. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 614.

If software updates the **GPTMTnILR** or the **GPTMTnPR** register while the counter is counting down, the counter loads the new value on the next clock cycle and continues counting from the new value if the <code>TnILD</code> bit in the **GPTMTnMR** register is clear. If the <code>TnILD</code> bit is set, the counter loads the new value after the next timeout. If software updates the **GPTMTnILR** or the **GPTMTnPR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTM Timer n Value (GPTMTnV)** register while the counter is counting up or down, the counter loads the new value on the next clock cycle and continues counting from the new value. If software updates the **GPTMTnMATCHR** or the **GPTMTnPMR** registers, the new values are reflected on the next clock cycle if the <code>TnMRSU</code> bit in the **GPTMTnMR** register is clear. If the <code>TnMRSU</code> bit is set, the new value don't take effect until the next timeout.

When using a 32/64-bit wide timer block in a 64-bit mode, certain registers must be accessed in the manner described in "Accessing Concatenated 32/64-Bit Wide GPTM Register Values" on page 751.

If the ${\tt TnSTALL}$ bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following table shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period). The prescaler can only be used when a 16/32-bit timer is configured in 16-bit mode and when a 32/64-bit timer is configured in 32-bit mode.

Table 11-5. 16-Bit Timer With Prescaler Configurations

Prescale (8-bit value)	# of Timer Clocks (Tc) ^a	Max Time	Units
00000000	1	0.8192	ms
0000001	2	1.6384	ms
0000010	3	2.4576	ms
11111101	254	208.0768	ms
11111110	255	208.896	ms
11111111	256	209.7152	ms

a. Tc is the clock period.

The following table shows a variety of configurations for a 32-bit free-running timer using the prescaler while configured in 32/64-bit mode. All values assume an 80-MHz clock with Tc=12.5 ns (clock period).

Table 11-6. 32-Bit Timer (configured in 32/64-bit mode) With Prescaler Configurations

Prescale (16-bit value)	# of Timer Clocks (Tc) ^a	Max Time	Units
0x0000	1	53.687	s
0x0001	2	107.374	s
0x0002	3	214.748	S

Table 11-6. 32-Bit Timer (configured in 32/64-bit mode) With Prescaler Configurations *(continued)*

Prescale (16-bit value)	# of Timer Clocks (Tc) ^a	Max Time	Units
0xFFFD	65534	0.879	10 ⁶ s
0xFFFE	65535	1.759	10 ⁶ s
0xFFFF	65536	3.518	10 ⁶ s

a. Tc is the clock period.

11.3.2.2 Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as an up-counter. When RTC mode is selected for the first time after reset, the counter is loaded with a value of 0x1. All subsequent load values must be written to the **GPTM Timer n Interval Load (GPTMTnILR)** registers (see page 786). Table 11-7 on page 742 shows the values that are loaded into the timer registers when the timer is enabled.

Table 11-7. Counter Values When the Timer is Enabled in RTC Mode

Register	Count Down Mode	Count Up Mode
TnR	Not available	0x1
TnV	Not available	0x1
TnPS	Not available	Not available
TnPV	Not available	Not available

The input clock on a CCP0 input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x1. When the current count value matches the preloaded value in the **GPTMTnMRTATCHR** registers, the GPTM asserts the RTCRIS bit in **GPTMRIS** and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When the timer value reaches the terminal count, the timer rolls over and continues counting up from 0x0. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

In this mode, the **GPTMTnR** and **GPTMTnV** registers always have the same value.

When using a 32/64-bit wide timer block in a RTC mode, certain registers must be accessed in the manner described in "Accessing Concatenated 32/64-Bit Wide GPTM Register Values" on page 751.

The value of the RTC predivider can be read in the **GPTM RTC Predivide (GPTMRTCPD)** register. To ensure that the RTC value is coherent, software should follow the process detailed in Figure 11-2 on page 743.




Figure 11-2. Reading the RTC Value

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 614.

If the TASTALL bit in the **GPTMCTL** register is set, the timer does not freeze when the processor is halted by the debugger if the RTCEN bit is set in **GPTMCTL**.

11.3.2.3 Input Edge-Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 24-bit or 48-bit up- or down-counter including the optional prescaler with the upper count value stored in the **GPTM Timer n Prescale (GPTMTnPR)** register and the lower bits in the **GPTMTnR** register. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the <code>TnCMR</code> bit of the **GPTMTnMR** register must be cleared. The type of edge that the timer counts is determined by the <code>TnEVENT</code> fields of the **GPTMCTL** register. During initialization in down-count mode, the **GPTMTnMATCHR** and **GPTMTnPMR** registers are configured so that the difference

between the value in the **GPTMTnILR** and **GPTMTnPR** registers and the **GPTMTnMATCHR** and **GPTMTnPMR** registers equals the number of edge events that must be counted. In up-count mode, the timer counts from 0x0 to the value in the **GPTMTnMATCHR** and **GPTMTnPMR** registers. Table 11-8 on page 744 shows the values that are loaded into the timer registers when the timer is enabled.

Table 11-8. Counter Values When the Timer is Enabled in Input Edge-Count Mode

Register	Count Down Mode	Count Up Mode
TnR	GPTMTnILR	0x0
TnV	GPTMTnILR	0x0
TnPS	GPTMTnPR	0x0
TnPV	GPTMTnPR	0x0

When software writes the TnEN bit in the GPTM Control (GPTMCTL) register, the timer is enabled for event capture. Each input event on the CCP pin decrements or increments the counter by 1 until the event count matches GPTMTnMATCHR and GPTMTnPMR. When the counts match, the GPTM asserts the CnMRIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register, and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register. If the capture mode match interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register, the GPTM also sets the CnMMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register. In this mode, the GPTMTnR and GPTMTnPS registers hold the count of the input events while the GPTMTnV and GPTMTnPV registers hold the free-running timer value and the free-running prescaler value.

In addition to generating interrupts, an ADC and/or a µDMA trigger can be generated. The ADC trigger is enabled by setting the TnOTE bit in **GPTMCTL**. The µDMA trigger is enabled by configuring and enabling the appropriate µDMA channel. See "Channel Configuration" on page 614.

After the match value is reached in down-count mode, the counter is then reloaded using the value in **GPTMTnILR** and **GPTMTnPR** registers, and stopped because the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software. In up-count mode, the timer is reloaded with 0x0 and continues counting.

Figure 11-3 on page 745 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted because the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.




Figure 11-3. Input Edge-Count Mode Example, Counting Down

11.3.2.4 Input Edge-Time Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Time mode, the timer is configured as a 24-bit or 48-bit up- or down-counter including the optional prescaler with the upper timer value stored in the **GPTMTnPR**) register and the lower bits in the **GPTMTnILR** register. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR** and **GPTMTnPR** registers when counting down and 0x0 when counting up. The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register. Table 11-9 on page 745 shows the values that are loaded into the timer registers when the timer is enabled.

Table 11-5. Souther values when the Timer is Enabled in input Event-South Mode			
Register	Count Down Mode	Count Up Mode	
TnR	GPTMTnlLR	0x0	
TnV	GPTMTnlLR	0x0	
TnPS	GPTMTnPR	0x0	
TnPV	GPTMTnPR	0x0	

Table 11-9. Counter Values When the Timer is Enabled in Input Event-Count Mode

When software writes the Tnen bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current timer counter value is captured in the **GPTMTnR** and **GPTMTnPS** registers and is available to be read by the microcontroller. The GPTM then asserts the Cneris bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register, and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register. If the capture mode event interrupt is enabled in the **GPTM Interrupt Mask (GPTMIMR)** register, the GPTM also sets the Cnemis bit in the **GPTM Masked Interrupt Status (GPTMMIS)** register. In this mode, the

GPTMTnR and **GPTMTnPS**registers hold the time at which the selected input event occurred while the **GPTMTnV** and **GPTMTnPV** registers hold the free-running timer value and the free-running prescaler value. These registers can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, an ADC and/or a μ DMA trigger can be generated. The ADC trigger is enabled by setting the TnOTE bit in **GPTMCTL**. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 614.

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the timeout value, it is reloaded with 0x0 in up-count mode and the value from the **GPTMTnILR** and **GPTMTnPR** registers in down-count mode.

Figure 11-4 on page 746 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** and **GPTMTnPS** registers, and is held there until another rising edge is detected (at which point the new count value is loaded into the **GPTMTnR** and **GPTMTnPS** registers).




Figure 11-4. 16-Bit Input Edge-Time Mode Example

11.3.2.5 PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a 24-bit or 48-bit down-counter with a start value (and thus period) defined by the **GPTMTnILR** and **GPTMTnPR** registers. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x1 or 0x2. Table 11-10 on page 746 shows the values that are loaded into the timer registers when the timer is enabled.

Table 11-10. Counter Values When the Timer is Enabled in PWM Mode

Register	Count Down Mode	Count Up Mode
GPTMTnR	GPTMTnlLR	Not available

Table 11-10. Counter Values When the Timer is Enabled in PWM Mode (continued)

Register	Count Down Mode	Count Up Mode
GPTMTnV	GPTMTnlLR	Not available
GPTMTnPS	GPTMTnPR	Not available
GPTMTnPV	GPTMTnPR	Not available

When software writes the Tnen bit in the GPTMCTL register, the counter begins counting down until it reaches the 0x0 state. Alternatively, if the TnwOT bit is set in the GPTMTnMR register, once the Tnen bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 749). On the next counter cycle in periodic mode, the counter reloads its start value from the GPTMTnlLR and GPTMTnPR registers and continues counting until disabled by software clearing the Tnen bit in the GPTMCTL register. The timer is capable of generating interrupts based on three types of events: rising edge, falling edge, or both. The event is configured by the Tnevent field of the GPTMCTL register, and the interrupt is enabled by setting the Tnewmie bit in the GPTMTnMR register. When the event occurs, the Cneris bit is set in the GPTM Raw Interrupt Status (GPTMRIS) register, and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register. If the capture mode event interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register, the GPTM also sets the Cnemis bit in the GPTM Masked Interrupt Status (GPTMMIS) register. Note that the interrupt status bits are not updated unless the TnPWMIE bit is set.

In this mode, the **GPTMTnR** and **GPTMTnV** registers always have the same value, as do the **GPTMPnPS** and the **GPTMTnPV** registers.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** and **GPTMTnPR** registers (its start state), and is deasserted when the counter value equals the value in the **GPTMTnMATCHR** and **GPTMTnPMR** registers. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 11-5 on page 748 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnILR**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 11-5. 16-Bit PWM Mode Example

When synchronizing the timers using the **GPTMSYNC** register, the timer must be properly configured to avoid glitches on the CCP outputs. Both the PLO and the MRSU bits must be set in the **GPTMTnMR** register. Figure 11-6 on page 748 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnMATCHR** value is greater than the **GPTMTnILR** value.




Figure 11-6. CCP Output, GPTMTnMATCHR > GPTMTnILR

Figure 11-7 on page 749 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnMATCHR** value is the same as the **GPTMTnILR** value.




Figure 11-7. CCP Output, GPTMTnMATCHR = GPTMTnlLR

Figure 11-8 on page 749 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnILR** is greater than the **GPTMTnMATCHR** value.





Figure 11-8. CCP Output, GPTMTnILR > GPTMTnMATCHR

11.3.3 Wait-for-Trigger Mode

The Wait-for-Trigger mode allows daisy chaining of the timer modules such that once configured, a single timer can initiate mulitple timing events using the Timer triggers. Wait-for-Trigger mode is enabled by setting the TnWOT bit in the **GPTMTnMR** register. When the TnWOT bit is set, Timer N+1 does not begin counting until the timer in the previous position in the daisy chain (Timer N) reaches its time-out event. The daisy chain is configured such that GPTM1 always follows GPTM0, GPTM2 follows GPTM1, and so on. If Timer A is configured as a 32-bit (16/32-bit mode) or 64-bit (32/64-bit wide mode) timer (controlled by the GPTMCFG field in the **GPTMCFG** register), it triggers Timer A in the next module. If Timer A is configured as a 16-bit (16/32-bit mode) or 32-bit (32/64-bit wide mode) timer, it triggers Timer B in the same module, and Timer B triggers Timer A in the next module. Care must be taken that the TAWOT bit is never set in GPTM0. Figure 11-9 on page 750 shows how

the GPTMCFG bit affects the daisy chain. This function is valid for one-shot, periodic, and PWM modes.

Figure 11-9. Timer Daisy Chain



11.3.4 Synchronizing GP Timer Blocks

The **GPTM Synchronizer Control (GPTMSYNC)** register in the GPTM0 block can be used to synchronize selected timers to begin counting at the same time. Setting a bit in the **GPTMSYNC** register causes the associated timer to perform the actions of a timeout event. An interrupt is not generated when the timers are synchronized. If a timer is being used in concatenated mode, only the bit for Timer A must be set in the **GPTMSYNC** register.

Table 11-11 on page 750 shows the actions for the timeout event performed when the timers are synchronized in the various timer modes.

Table 11-11. Timeout Actions for GPTM Modes

Mode	Count Dir	Time Out Action
32- and 64-bit One-Shot (concatenated timers)	_	N/A
32- and 64-bit Periodic	Down	Count value = ILR
(concatenated timers)	Up	Count value = 0
32- and 64-bit RTC (concatenated timers)	Up	Count value = 0
16- and 32- bit One Shot (individual/split timers)	_	N/A
16- and 32- bit Periodic (individual/split timers)	Down	Count value = ILR
	Up	Count value = 0
16- and 32- bit Edge-Count (individual/split timers)	Down	Count value = ILR
	Up	Count value = 0
16- and 32- bit Edge-Time (individual/split timers)	Down	Count value = ILR
	Up	Count value = 0
16- and 32-bit PWM	Down	Count value = ILR

11.3.5 DMA Operation

The timers each have a dedicated μ DMA channel and can provide a request signal to the μ DMA controller. The request is a burst type and occurs whenever a timer raw interrupt condition occurs. The arbitration size of the μ DMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the μ DMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the μ DMA controller transfers 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for μ DMA operation. Refer to "Micro Direct Memory Access (μ DMA)" on page 610 for more details about programming the μ DMA controller.

11.3.6 Accessing Concatenated 16/32-Bit GPTM Register Values

The GPTM is placed into concatenated mode by writing a 0x0 or a 0x1 to the GPTMCFG bit field in the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain 16/32-bit GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 786
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 787
- **GPTM Timer A (GPTMTAR)** register [15:0], see page 794
- **GPTM Timer B (GPTMTBR)** register [15:0], see page 795
- **GPTM Timer A Value (GPTMTAV)** register [15:0], see page 796
- **GPTM Timer B Value (GPTMTBV)** register [15:0], see page 797
- **GPTM Timer A Match (GPTMTAMATCHR)** register [15:0], see page 788
- GPTM Timer B Match (GPTMTBMATCHR) register [15:0], see page 789

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a 32-bit read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

A 32-bit read access to **GPTMTAV** returns the value:

```
GPTMTBV[15:0]:GPTMTAV[15:0]
```

11.3.7 Accessing Concatenated 32/64-Bit Wide GPTM Register Values

On the 32/64-bit Wide GPTM blocks, concatenated register values (64-bits and 48-bits) are not readily available as the bit width for these accesses is greater than the bus width of the processor core. In the concatenated timer modes and the individual timer modes when using the prescaler, software must perform atomic accesses for the value to be coherent. When reading timer values that are greater than 32 bits, software should follow these steps:

- 1. Read the appropriate Timer B register or prescaler register.
- 2. Read the corresponding Timer A register.
- 3. Re-read the Timer B register or prescaler register.
- **4.** Compare the Timer B or prescaler values from the first and second reads. If they are the same, the timer value is coherent. If they are not the same, repeat steps 1-4 once more so that they are the same.

The following pseudo code illustrates this process:

```
high = timer_high;
low = timer_low;
if (high != timer_high); //low overflowed into high
{
    high = timer_high;
    low = timer_low;
}
```

The registers that must be read in this manner are shown below:

- 64-bit reads
 - GPTMTAV and GPTMTBV
 - GPTMTAR and GPTMTBR
- 48-bit reads
 - GPTMTAR and GPTMTAPS
 - GPTMTBR and GPTMTBPS
 - GPTMTAV and GPTMTAPV
 - GPTMTBV and GPTMTBPV

Similarly, write accesses must also be performed by writing the upper bits prior to writing the lower bits as follows:

- 1. Write the appropriate Timer B register or prescaler register.
- 2. Write the corresponding Timer A register.

The registers that must be written in this manner are shown below:

- 64-bit writes
 - GPTMTAV and GPTMTBV

- GPTMTAMATCHR and GPTMTBMATCHR
- GPTMTAILR and GPTMTBILR
- 48-bit writes
 - GPTMTAV and GPTMTAPV
 - GPTMTBV and GPTMTBPV
 - GPTMTAMATCHR and GPTMTAPMR
 - GPTMTBMATCHR and GPTMTBPMR
 - GPTMTAILR and GPTMTAPR
 - GPTMTBILR and GPTMTBPR

When writing a 64-bit value, If there are two consecutive writes to any of the registers listed above under the "64-bit writes" heading, whether the register is in Timer A or Timer B, or if a register Timer A is written prior to writing the corresponding register in Timer B, then an error is reported using the WUERIS bit in the **GPTMRIS** register. This error can be promoted to interrupt if it is not masked. Note that this error is not reported for the prescaler registers because use of the prescaler is optional. As a result, programmers must take care to follow the protocol outlined above.

11.4 Initialization and Configuration

To use a GPTM, the appropriate TIMERn bit must be set in the **RCGCTIMER** or **RCGCWTIMER** register (see page 387 and page 407). If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGCGPIO** register (see page 389). To find out which GPIO port to enable, refer to Table 23-4 on page 1387. Configure the PMCn fields in the **GPIOPCTL** register to assign the CCP signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).

This section shows module initialization and configuration examples for each of the supported timer modes.

11.4.1 One-Shot/Periodic Timer Mode

The GPTM is configured for One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0000.
- 3. Configure the TnMR field in the GPTM Timer n Mode Register (GPTMTnMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- **4.** Optionally configure the TnSNAPS, TnWOT, TnMTE, and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. Load the start value into the GPTM Timer n Interval Load Register (GPTMTnILR).

- 6. If interrupts are required, set the appropriate bits in the **GPTM Interrupt Mask Register** (**GPTMIMR**).
- 7. Set the TnEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 8. Poll the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the **GPTM Interrupt Clear Register (GPTMICR)**.

If the TnMIE bit in the **GPTMTnMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

11.4.2 Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0001.
- 3. Write the match value to the GPTM Timer n Match Register (GPTMTnMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as needed.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTnMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

11.4.3 Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the event count into the GPTM Timer n Match (GPTMTnMATCHR) register.

- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 9. Set the TnEN bit in the GPTMCTL register to enable the timer and begin waiting for edge events.
- 10. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

When counting down in Input Edge-Count Mode, the timer stops after the programmed number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 754 through step 9 on page 755.

11.4.4 Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TREN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- **4.** Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and start counting.
- 9. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

11.4.5 **PWM Mode**

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. If PWM interrupts are used, configure the interrupt condition in the Tnevent field in the GPTMCTL register and enable the interrupts by setting the TnPWMIE bit in the GPTMTnMR register.
- 7. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 8. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the match value.
- 9. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

11.5 Register Map

Table 11-12 on page 756 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- 16/32-bit Timer 0: 0x4003.0000
- 16/32-bit Timer 1: 0x4003.1000
- 16/32-bit Timer 2: 0x4003.2000
- 16/32-bit Timer 3: 0x4003.3000
- 16/32-bit Timer 4: 0x4003.4000
- 16/32-bit Timer 5: 0x4003.5000
- 32/64-bit Wide Timer 0: 0x4003.6000
- 32/64-bit Wide Timer 1: 0x4003.7000
- 32/64-bit Wide Timer 2: 0x4004.C000
- 32/64-bit Wide Timer 3: 0x4004.D000
- 32/64-bit Wide Timer 4: 0x4004.E000
- 32/64-bit Wide Timer 5: 0x4004.F000

The SIZE field in the **GPTM Peripheral Properties (GPTMPP)** register identifies whether a module has a 16/32-bit or 32/64-bit wide timer.

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 387 or page 407). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Table 11-12. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	758
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM Timer A Mode	760
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM Timer B Mode	764

Table 11-12. Timers Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	768
0x010	GPTMSYNC	R/W	0x0000.0000	GPTM Synchronize	771
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	775
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	778
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	781
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	784
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load	786
0x02C	GPTMTBILR	R/W	-	GPTM Timer B Interval Load	787
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM Timer A Match	788
0x034	GPTMTBMATCHR	R/W	-	GPTM Timer B Match	789
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM Timer A Prescale	790
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM Timer B Prescale	791
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	792
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	793
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM Timer A	794
0x04C	GPTMTBR	RO	-	GPTM Timer B	795
0x050	GPTMTAV	RW	0xFFFF.FFFF	GPTM Timer A Value	796
0x054	GPTMTBV	RW	-	GPTM Timer B Value	797
0x058	GPTMRTCPD	RO	0x0000.7FFF	GPTM RTC Predivide	798
0x05C	GPTMTAPS	RO	0x0000.0000	GPTM Timer A Prescale Snapshot	799
0x060	GPTMTBPS	RO	0x0000.0000	GPTM Timer B Prescale Snapshot	800
0x064	GPTMTAPV	RO	0x0000.0000	GPTM Timer A Prescale Value	801
0x068	GPTMTBPV	RO	0x0000.0000	GPTM Timer B Prescale Value	802
0xFC0	GPTMPP	RO	0x0000.0000	GPTM Peripheral Properties	803

11.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

31:3

reserved

RO

0x0000.000

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 64-bit mode (concatenated timers) or in 16- or 32-bit mode (individual, split timers).

Important: Bits in this register should only be changed when the TAEN and TBEN bits in the **GPTMCTL** register are cleared.

GPTM Configuration (GPTMCFG) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x000 Type R/W, reset 0x0000.0000 31 28 25 16 reserved RΩ RΩ RΩ RΩ RO RΩ RΩ Type RO RO RO RO RO RO RO RO RO Reset n 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 15 13 12 10 9 8 6 5 3 0 14 11 **GPTMCFG** RO R/W R/W R/W RO Type Reset 0 0 Bit/Field Name Type Reset Description

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

Bit/Field	Name	Туре	Reset	Description
2:0	GPTMCFG	R/W	0x0	GPTM Configuration The GPTMCFG values are defined as follows:
				Value Description
				0x0 For a 16/32-bit timer, this value selects the 32-bit timer configuration.
				For a 32/64-bit wide timer, this value selects the 64-bit times configuration.
				Ox1 For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration.
				For a 32/64-bit wide timer, this value selects the 64-bit real-time clock (RTC) counter configuration.
				0x2-0x3 Reserved
				0x4 For a 16/32-bit timer, this value selects the 16-bit timer configuration.
				For a 32/64-bit wide timer, this value selects the 32-bit times configuration.
				The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR .
				0x5-0x7 Reserved

Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x1 or 0x2.


This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of **GPTMTBMR** are ignored.

Important: Bits in this register should only be changed when the TAEN bit in the **GPTMCTL** register is cleared.

GPTM Timer A Mode (GPTMTAMR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TAPLO	R/W	0	GPTM Timer A PWM Legacy Operation

Value Description

0 Legacy operation with CCP pin cleared to 0 on timeout.

1 CCP is set to 1 on timeout..

This bit is only valid in PWM mode.

Bit/Field	Name	Туре	Reset	Description
10	TAMRSU	R/W	0	GPTM Timer A Match Register Update
				Value Description
				Update the GPTMTAMATCHR register and the GPTMTAPR register, if used, on the next cycle.
				Update the GPTMTAMATCHR register and the GPTMTAPR register, if used, on the next timeout.
				If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.
9	TAPWMIE	R/W	0	GPTM Timer A PWM Interrupt Enable
				This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output, as defined by the TAEVENT field in the $\mbox{\bf GPTMCTL}$ register.
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
				This bit is only valid in PWM mode.
8	TAILD	R/W	0	GPTM Timer A Interval Load Write
				Value Description
				Update the GPTMTAR and GPTMTAV registers with the value in the GPTMTAILR register on the next cycle. Also update the GPTMTAPS and GPTMTAPV registers with the value in the GPTMTAPR register on the next cycle.
				1 Update the GPTMTAR and GPTMTAV registers with the value in the GPTMTAILR and GPTMTAPV registers on the next timeout. Also update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.
				Note the state of this bit has no effect when counting up.
				The bit descriptions above apply if the timer is enabled and running. If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAR, GPTMTAV, GPTMTAPS, and GPTMTAPV are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAR and GPTMTAPS are updated according to the configuration of this bit.
7	TASNAPS	R/W	0	GPTM Timer A Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register. If the timer prescaler is used, the prescaler snapshot is loaded into the GPTM Timer A (GPTMTAPR) .

Bit/Field	Name	Туре	Reset	Description
6	TAWOT	R/W	0	GPTM Timer A Wait-on-Trigger
				Value Description
				O Timer A begins counting as soon as it is enabled.
				If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-9 on page 750. This function is valid for one-shot, periodic, and PWM modes.
				This bit must be clear for GP Timer Module 0, Timer A.
5	TAMIE	R/W	0	GPTM Timer A Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.
4	TACDIR	R/W	0	GPTM Timer A Count Direction
				Value Description
				0 The timer counts down.
				1 The timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TAAMS	R/W	0	GPTM Timer A Alternate Mode Select
				The TAAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TACMR bit and configure the TAMR field to 0x1 or 0x2.
2	TACMR	R/W	0	GPTM Timer A Capture Mode
				The TACMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode

Bit/Field	Name	Type	Reset	Description
1:0	TAMR	R/W	0x0	GPTM Timer A Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.

Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x1 or 0x2.


This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and **GPTMTBMR** controls the modes for both Timer A and Timer B.

Important: Bits in this register should only be changed when the TBEN bit in the **GPTMCTL** register is cleared.

GPTM Timer B Mode (GPTMTBMR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x008 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBPLO	R/W	0	GPTM Timer B PWM Legacy Operation

Value Description

0 Legacy operation with CCP pin cleared to 0 on timeout.

1 CCP is set to 1 on timeout..

This bit is only valid in PWM mode.

Bit/Field	Name	Туре	Reset	Description
10	TBMRSU	R/W	0	GPTM Timer B Match Register Update
				Value Description
				Update the GPTMTBMATCHR register and the GPTMTBPR register, if used, on the next cycle.
				1 Update the GPTMTBMATCHR register and the GPTMTBPR register, if used, on the next timeout.
				If the timer is disabled (TBEN is clear) when this bit is set, GPTMTBMATCHR and GPTMTBPR are updated when the timer is enabled. If the timer is stalled (TBSTALL is set), GPTMTBMATCHR and GPTMTBPR are updated according to the configuration of this bit.
9	TBPWMIE	R/W	0	GPTM Timer B PWM Interrupt Enable
				This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output as defined by the ${\tt TBEVENT}$ field in the ${\tt GPTMCTL}$ register.
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
				This bit is only valid in PWM mode.
8	TBILD	R/W	0	GPTM Timer B Interval Load Write
				Value Description
				Update the GPTMTBR and GPTMTBV registers with the value in the GPTMTBILR register on the next cycle. Also update the GPTMTBPS and GPTMTBPV registers with the value in the GPTMTBPR register on the next cycle.
				Update the GPTMTBR and GPTMTBV registers with the value in the GPTMTBILR register on the next timeout. Also update the GPTMTBPS and GPTMTBPV registers with the value in the GPTMTBPR register on the next timeout.
				Note the state of this bit has no effect when counting up.
				The bit descriptions above apply if the timer is enabled and running. If the timer is disabled (TBEN is clear) when this bit is set, GPTMTBR, GPTMTBV, GPTMTBPS, and GPTMTBPV are updated when the timer is enabled. If the timer is stalled (TBSTALL is set), GPTMTBR and GPTMTBPS are updated according to the configuration of this bit.
7	TBSNAPS	R/W	0	GPTM Timer B Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer B is configured in the periodic mode, the actual free-running value of Timer B is loaded at the time-out event into the GPTM Timer B (GPTMTBR) register. If the timer prescaler is used, the prescaler snapshot is loaded into the GPTM Timer B (GPTMTBPR) .

Bit/Field	Name	Туре	Reset	Description
6	TBWOT	R/W	0	GPTM Timer B Wait-on-Trigger
				Value Description
				Timer B begins counting as soon as it is enabled.
				If Timer B is enabled (TBEN is set in the GPTMCTL register), Timer B does not begin counting until it receives an it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-9 on page 750. This function is valid for one-shot, periodic, and PWM modes.
5	TBMIE	R/W	0	GPTM Timer B Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes.
4	TBCDIR	R/W	0	GPTM Timer B Count Direction
				Value Description
				0 The timer counts down.
				1 The timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TBAMS	R/W	0	GPTM Timer B Alternate Mode Select
				The TBAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TBCMR bit and configure the TBMR field to 0x1 or 0x2.
2	TBCMR	R/W	0	GPTM Timer B Capture Mode
				The TBCMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM Timer B Mode The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Important: Bits in this register should only be changed when the TnEN bit for the respective timer is cleared.


GPTM Control (GPTMCTL)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4004.C000 32/64-bit Wide Timer 2 base: 0x4004.D000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000

32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x00C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	TBPWML	R/W	0	GPTM Timer B PWM Output Level The TBPWML values are defined as follows: Value Description 0 Output is unaffected. 1 Output is inverted.
13	ТВОТЕ	R/W	0	GPTM Timer B Output Trigger Enable The TBOTE values are defined as follows:

Value Description

- 0 The output Timer B ADC trigger is disabled.
- 1 The output Timer B ADC trigger is enabled.

In addition, the ADC must be enabled and the timer selected as a trigger source with the ${\tt EMn}$ bit in the **ADCEMUX** register (see page 860).

Bit/Field	Name	Туре	Reset	Description
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	TBEVENT	R/W	0x0	GPTM Timer B Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable
Ü	1BO IALL	1000	Ü	The TBSTALL values are defined as follows:
				Value Description
				0 Timer B continues counting while the processor is halted by the debugger.
				1 Timer B freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the ${\tt TBSTALL}$ bit is ignored.
8	TBEN	R/W	0	GPTM Timer B Enable
				The TBEN values are defined as follows:
				Value Description
				0 Timer B is disabled.
				1 Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM Timer A PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.

Bit/Field	Name	Туре	Reset	Description
5	TAOTE	R/W	0	GPTM Timer A Output Trigger Enable The TAOTE values are defined as follows:
				 Value Description The output Timer A ADC trigger is disabled. The output Timer A ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger source with the ${\tt EMn}$ bit in the ADCEMUX register (see page 860).
4	RTCEN	R/W	0	GPTM RTC Stall Enable The RTCEN values are defined as follows:
				 Value Description RTC counting freezes while the processor is halted by the debugger. RTC counting continues while the processor is halted by the debugger.
				If the RTCEN bit is set, it prevents the timer from stalling in all operating modes, even if ${\tt TnSTALL}$ is set.
3:2	TAEVENT	R/W	0x0	GPTM Timer A Event Mode The TAEVENT values are defined as follows:
				Value Description 0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows:
				 Value Description Timer A continues counting while the processor is halted by the debugger. Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the ${\tt TASTALL}$ bit is ignored.
0	TAEN	R/W	0	GPTM Timer A Enable The TAEN values are defined as follows:
				Value Description
				 Timer A is disabled. Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Synchronize (GPTMSYNC), offset 0x010

Note: This register is only implemented on GPTM Module 0 only.


This register allows software to synchronize a number of timers.

GPTM Synchronize (GPTMSYNC)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:22	SYNCWT5	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 5

The SYNCWT5 values are defined as follows:

Value Description

0x0 GPTM 32/64-Bit Timer 5 is not affected.

0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 5 is

triggered.

0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 5 is triggered.

0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 5 is triggered.

Bit/Field	Name	Туре	Reset	Description
21:20	SYNCWT4	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 4
				The SYNCWT4 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 4 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 4 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 4 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 4 is triggered.
19:18	SYNCWT3	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 3
				The SYNCWT3 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 3 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 3 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 3 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 3 is triggered.
17:16	SYNCWT2	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 2
				The SYNCWT2 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 2 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 2 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 2 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 2 is triggered.
15:14	SYNCWT1	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 1
				The SYNCWT1 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 1 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 1 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 1 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 1 is triggered.

Bit/Field	Name	Туре	Reset	Description
13:12	SYNCWT0	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 0
				The SYNCWT0 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 0 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 0 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 0 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 0 is triggered.
11:10	SYNCT5	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 5
				The SYNCT5 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 5 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 5 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 5 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 5 is triggered.
9:8	SYNCT4	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 4
				The SYNCT4 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 4 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 4 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 4 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 4 is triggered.
7:6	SYNCT3	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 3
				The SYNCT3 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 3 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 3 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 3 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 3 is triggered.

Bit/Field	Name	Туре	Reset	Description
5:4	SYNCT2	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 2
				The SYNCT2 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 2 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 2 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 2 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 2 is triggered.
3:2	SYNCT1	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 1
				The SYNCT1 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 1 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 1 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 1 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 1 is triggered.
1:0	SYNCT0	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 0
				The SYNCTO values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 0 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 0 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 0 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 0 is triggered.

Register 6: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it.

GPTM Interrupt Mask (GPTMIMR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 5 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x018
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				1			1	reserved	1	, ,		1	1			WUEIM	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		rese	rved	ı	ТВМІМ	CBEIM	СВМІМ	твтоім		reserved		TAMIM	RTCIM	CAEIM	CAMIM	TATOIM	
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUEIM	R/W	0	32/64-Bit Wide GPTM Write Update Error Interrupt Mask
				The WUEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMIM	R/W	0	GPTM Timer B Match Interrupt Mask
				The TBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.

November 08, 2011 775

1

Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
10	СВЕІМ	R/W	0	GPTM Timer B Capture Mode Event Interrupt Mask The CBEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
9	CBMIM	R/W	0	GPTM Timer B Capture Mode Match Interrupt Mask
				The CBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
8	TBTOIM	R/W	0	GPTM Timer B Time-Out Interrupt Mask
				The TBTOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMIM	R/W	0	GPTM Timer A Match Interrupt Mask
				The TAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM Timer A Capture Mode Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM Timer A Capture Mode Match Interrupt Mask The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	TATOIM	R/W	0	GPTM Timer A Time-Out Interrupt Mask The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.


Register 7: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x01C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUERIS	R/W	0	32/64-Bit Wide GPTM Write Update Error Raw Interrupt Status
				Value Description
				Either a Timer A register or a Timer B register was written twice in a row or a Timer A register was written before the corresponding Timer B register was written.
				0 No error.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMRIS	RO	0	GPTM Timer B Match Raw Interrupt
				Value Description

Value Description

- 1 The TBMIE bit is set in the GPTMTBMR register, and the match values in the GPTMTBMATCHR and (optionally) GPTMTBPMR registers have been reached when configured in one-shot or periodic mode.
- 0 The match value has not been reached.

This bit is cleared by writing a 1 to the ${\tt TBMCINT}$ bit in the ${\bf GPTMICR}$ register.

Bit/Field	Name	Туре	Reset	Description
10	CBERIS	RO	0	GPTM Timer B Capture Mode Event Raw Interrupt
				Value Description
				A capture mode event has occurred for Timer B. This interrupt asserts when the subtimer is configured in Input Edge-Time mode or when configured in PWM mode with the PWM interrupt enabled by setting the TBPWMIE bit in the GPTMTBMR .
				0 The capture mode event for Timer B has not occurred.
				This bit is cleared by writing a 1 to the CBECINT bit in the GPTMICR register.
9	CBMRIS	RO	0	GPTM Timer B Capture Mode Match Raw Interrupt
				Value Description
				The capture mode match has occurred for Timer B. This interrupt asserts when the values in the GPTMTBR and GPTMTBPR match the values in the GPTMTBMATCHR and GPTMTBPMR when configured in Input Edge-Time mode.
				0 The capture mode match for Timer B has not occurred.
				This bit is cleared by writing a 1 to the CBMCINT bit in the GPTMICR register.
8	TBTORIS	RO	0	GPTM Timer B Time-Out Raw Interrupt
				Value Description
				Timer B has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into GPTMTBILR, depending on the count direction).
				0 Timer B has not timed out.
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMRIS	RO	0	GPTM Timer A Match Raw Interrupt
				Value Description
				The TAMIE bit is set in the GPTMTAMR register, and the match value in the GPTMTAMATCHR and (optionally) GPTMTAPMR registers have been reached when configured in one-shot or periodic mode.
				0 The match value has not been reached.
				This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register.

Bit/Field	Name	Туре	Reset	Description
3	RTCRIS	RO	0	GPTM RTC Raw Interrupt
				Value Description
				1 The RTC event has occurred.
				0 The RTC event has not occurred.
				This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register.
2	CAERIS	RO	0	GPTM Timer A Capture Mode Event Raw Interrupt
				Value Description
				A capture mode event has occurred for Timer A. This interrupt asserts when the subtimer is configured in Input Edge-Time mode or when configured in PWM mode with the PWM interrupt enabled by setting the TAPWMIE bit in the GPTMTAMR .
				0 The capture mode event for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register.
1	CAMRIS	RO	0	GPTM Timer A Capture Mode Match Raw Interrupt
				Value Description
				A capture mode match has occurred for Timer A. This interrupt asserts when the values in the GPTMTAR and GPTMTAPR match the values in the GPTMTAMATCHR and GPTMTAPMR when configured in Input Edge-Time mode.
				0 The capture mode match for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register.
0	TATORIS	RO	0	GPTM Timer A Time-Out Raw Interrupt
				Value Description
				Timer A has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into GPTMTAILR, depending on the count direction).
				0 Timer A has not timed out.
				This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR

This bit is cleared by writing a 1 to the ${\tt TATOCINT}$ bit in the $\mbox{\bf GPTMICR}$ register.

Register 8: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in GPTMIMR, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUEMIS	RO	0	32/64-Bit Wide GPTM Write Update Error Masked Interrupt Status Value Description
				An unmasked Write Update Error has occurred.
				0 An unmasked Write Update Error has not occurred.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMMIS	RO	0	GPTM Timer B Match Masked Interrupt

Value Description

- An unmasked Timer B Mode Match interrupt has occurred.
- 0 A Timer B Mode Match interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the TBMCINT bit in the GPTMICR register.

Bit/Field	Name	Туре	Reset	Description
10	CBEMIS	RO	0	GPTM Timer B Capture Mode Event Masked Interrupt
				Value Description
				 An unmasked Capture B event interrupt has occurred.
				0 A Capture B event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBECINT bit in the GPTMICR register.
9	CBMMIS	RO	0	GPTM Timer B Capture Mode Match Masked Interrupt
				Value Description
				 An unmasked Capture B Match interrupt has occurred.
				O A Capture B Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBMCINT bit in the GPTMICR register.
8	TBTOMIS	RO	0	GPTM Timer B Time-Out Masked Interrupt
				Value Description
				 An unmasked Timer B Time-Out interrupt has occurred.
				0 A Timer B Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMMIS	RO	0	GPTM Timer A Match Masked Interrupt
				Value Description
				 An unmasked Timer A Mode Match interrupt has occurred.
				0 A Timer A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TAMCINT}$ bit in the $\mbox{\bf GPTMICR}$ register.
3	RTCMIS	RO	0	GPTM RTC Masked Interrupt
				Value Description
				 An unmasked RTC event interrupt has occurred.
				0 An RTC event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register.

Bit/Field	Name	Туре	Reset	Description
2	CAEMIS	RO	0	GPTM Timer A Capture Mode Event Masked Interrupt
				Value Description
				 An unmasked Capture A event interrupt has occurred.
				0 A Capture A event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register.
1	CAMMIS	RO	0	GPTM Timer A Capture Mode Match Masked Interrupt
				Value Description
				 An unmasked Capture A Match interrupt has occurred.
				O A Capture A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register.
0	TATOMIS	RO	0	GPTM Timer A Time-Out Masked Interrupt
				Value Description
				 An unmasked Timer A Time-Out interrupt has occurred.
				0 A Timer A Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR register.

November 08, 2011 783

Register 9: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.7000 32/64-bit Wide Timer 1 base: 0x4004.C000 32/64-bit Wide Timer 2 base: 0x4004.D000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x024
Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					ı			reserved		1		1		1		WUECINT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		TBMCINT	CBECINT	CBMCINT	TBTOCINT		reserved		TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCINT
Туре	RO	RO	RO	RO	W1C	W1C	W1C	W1C	RO	RO	RO	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUECINT	R/W	0	32/64-Bit Wide GPTM Write Update Error Interrupt Clear
				Writing a 1 to this bit clears the WUERIS bit in the GPTMRIS register and the WUEMIS bit in the GPTMMIS register.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMCINT	W1C	0	GPTM Timer B Match Interrupt Clear
				Writing a 1 to this bit clears the TBMRIS bit in the GPTMRIS register and the TBMMIS bit in the GPTMMIS register.
10	CBECINT	W1C	0	GPTM Timer B Capture Mode Event Interrupt Clear
				Writing a 1 to this bit clears the CBERIS bit in the GPTMRIS register and the CBEMIS bit in the GPTMMIS register.
9	CBMCINT	W1C	0	GPTM Timer B Capture Mode Match Interrupt Clear
				Writing a 1 to this bit clears the CBMRIS bit in the GPTMRIS register and the CBMMIS bit in the GPTMMIS register.
8	TBTOCINT	W1C	0	GPTM Timer B Time-Out Interrupt Clear
				Writing a 1 to this bit clears the TBTORIS bit in the GPTMRIS register and the TBTOMIS bit in the GPTMMIS register.

Bit/Field	Name	Туре	Reset	Description
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMCINT	W1C	0	GPTM Timer A Match Interrupt Clear
				Writing a 1 to this bit clears the TAMRIS bit in the GPTMRIS register and the TAMMIS bit in the GPTMMIS register.
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				Writing a 1 to this bit clears the RTCRIS bit in the GPTMRIS register and the RTCMIS bit in the GPTMMIS register.
2	CAECINT	W1C	0	GPTM Timer A Capture Mode Event Interrupt Clear
				Writing a 1 to this bit clears the CAERIS bit in the GPTMRIS register and the CAEMIS bit in the GPTMMIS register.
1	CAMCINT	W1C	0	GPTM Timer A Capture Mode Match Interrupt Clear
				Writing a 1 to this bit clears the CAMRIS bit in the GPTMRIS register and the CAMMIS bit in the GPTMMIS register.
0	TATOCINT	W1C	0	GPTM Timer A Time-Out Raw Interrupt
				Writing a 1 to this bit clears the TATORIS bit in the GPTMRIS register and the TATOMIS bit in the GPTMMIS register.

Register 10: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Interval Load (GPTMTBILR)** register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAILR** contains bits 31:0 of the 64-bit count and the **GPTM Timer B Interval Load (GPTMTBILR)** register contains bits 63:32.

GPTM Timer A Interval Load (GPTMTAILR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x028 Type R/W, reset 0xFFFF.FFF



Bit/Field	Name	Type	Reset	Description
31:0	TAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load Register

Writing this field loads the counter for Timer A. A read returns the current value of $\mbox{\bf GPTMTAILR}.$

Register 11: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C


When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.

When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the GPTMTAILR register. Reads from this register return the current value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the load value. Bits 31:16 are reserved in both cases.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, GPTMTAILR contains bits 31:0 of the 64-bit count and the **GPTMTBILR** register contains bits 63:32.

GPTM Timer B Interval Load (GPTMTBILR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x02C Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	TBILR	R/W	0x0000.FFFF	GPTM Timer B Interval Load Register

(for 16/32-bit) 0xFFFF.FFFF (for 32/64-bit)

Writing this field loads the counter for Timer B. A read returns the current value of **GPTMTBILR**.

When a 16/32-bit GPTM is in 32-bit mode, writes are ignored, and reads return the current value of GPTMTBILR.

Register 12: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.


In PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAMATCHR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Match (GPTMTBMATCHR)** register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBMATCHR**.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAMATCHR** contains bits 31:0 of the 64-bit match value and the **GPTM Timer B Match (GPTMTBMATCHR)** register contains bits 63:32.

GPTM Timer A Match (GPTMTAMATCHR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 3 base: 0x4003.4000
16/32-bit Timer 4 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.C000







This value is compared to the $\ensuremath{\mathbf{GPTMTAR}}$ register to determine match events.

Register 13: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

In PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAMATCHR** register. Reads from this register return the current match value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAMATCHR** contains bits 31:0 of the 64-bit match value and the **GPTMTBMATCHR** register contains bits 63:32.

GPTM Timer B Match (GPTMTBMATCHR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4004.0000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x034



Bit/Field	Name	Туре	Reset	Description
31:0	TBMR			GPTM Timer B Match Register This value is compared to the GPTMTBR register to determine match events.

Register 14: GPTM Timer A Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the **GPTMTAR** and **GPTMTAV** registers are incremented. In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

GPTM Timer A Prescale (GPTMTAPR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000
Offset 0x038


Name

Type

Reset

Type R/W, reset 0x0000.0000

Bit/Field



		,,		·
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TAPSRH	R/W	0x00	GPTM Timer A Prescale High Byte
				The register loads this value on a write. A read returns the current value of the register.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescaler.
				Refer to Table 11-5 on page 741 for more details and an example.
7:0	TAPSR	R/W	0x00	GPTM Timer A Prescale

Description

The register loads this value on a write. A read returns the current value of the register.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler.

Refer to Table 11-5 on page 741 for more details and an example.

Register 15: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the **GPTMTBR** and **GPTMTBV** registers are incremented. In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

GPTM Timer B Prescale (GPTMTBPR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000
Offset 0x03C


Name

Type

Reset

Type R/W, reset 0x0000.0000

Bit/Field



31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TBPSRH	R/W	0x00	GPTM Timer B Prescale High Byte
				The register loads this value on a write. A read returns the current value of the register.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescaler.
				Refer to Table 11-5 on page 741 for more details and an example.
7:0	TBPSR	R/W	0x00	GPTM Timer B Prescale

Description

The register loads this value on a write. A read returns the current value of this register.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler.

Refer to Table 11-5 on page 741 for more details and an example.

Register 16: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register allows software to extend the range of the **GPTMTAMATCHR** when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

GPTM TimerA Prescale Match (GPTMTAPMR)

Name

Type


Reset

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000

32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x040

Bit/Field

Type R/W, reset 0x0000.0000



31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TAPSMRH	R/W	0x00	GPTM Timer A Prescale Match High Byte This value is used alongside GPTMTAMATCHR to detect timer match events while using a prescaler.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescale match value.
7:0	TAPSMR	R/W	0x00	GPTM TimerA Prescale Match

Description

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler match value. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler match value.

Register 17: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register allows software to extend the range of the **GPTMTBMATCHR** when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

GPTM TimerB Prescale Match (GPTMTBPMR)

Name

Type


Reset

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000

32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x044

Type R/W, reset 0x0000.0000

Bit/Field



		٠.		·
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TBPSMRH	R/W	0x00	GPTM Timer B Prescale Match High Byte This value is used alongside GPTMTBMATCHR to detect timer match events while using a prescaler.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescale match value.
7:0	TBPSMR	R/W	0x00	GPTM TimerB Prescale Match

Description

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler match value. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler match value.

Register 18: GPTM Timer A (GPTMTAR), offset 0x048

This register shows the current value of the Timer A counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B (GPTMTBR)** register). In the16-bit Input Edge Count, Input Edge Time, and PWM modes, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTAV** register.


When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAR** contains bits 31:0 of the 64-bit timer value and the **GPTM Timer B (GPTMTBR)** register contains bits 63:32. In a 32-bit mode, the value of the prescaler is stored in the **GPTM Timer A Prescale Snapshot (GPTMTAPS)** register.

GPTM Timer A (GPTMTAR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000
Offset 0x048

Type RO, reset 0xFFFF.FFF





A read returns the current value of the **GPTM Timer A Count Register**, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

Register 19: GPTM Timer B (GPTMTBR), offset 0x04C


This register shows the current value of the Timer B counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAR** register. Reads from this register return the current value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler in Input Edge Count, Input Edge Time, and PWM modes, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTBV** register.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAR** contains bits 31:0 of the 64-bit timer value and the GPTM Timer B (GPTMTBR) register contains bits 63:32. In a 32-bit mode, the value of the prescaler is stored in the GPTM Timer B Prescale Snapshot (GPTMTBPS) register.

GPTM Timer B (GPTMTBR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003 5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x04C



Bit/Field	Name	Туре	Reset	Description
31:0	TBR	RO	0x0000.FFFF	GPTM Timer B Register

(for 32/64-bit)

(for 16/32-bit) A read returns the current value of the GPTM Timer B Count Register, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

Register 20: GPTM Timer A Value (GPTMTAV), offset 0x050

When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry when using the snapshot feature with the periodic operating mode. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAV** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Value (GPTMTBV)** register). In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler its 31:24 always read as 0.


When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAV** contains bits 31:0 of the 64-bit timer value and the **GPTM Timer B Value (GPTMTBV)** register contains bits 63:32. In a 32-bit mode, the current, free-running value of the prescaler is stored in the **GPTM Timer A Prescale Value (GPTMTAPV)** register.mint

GPTM Timer A Value (GPTMTAV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.0000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x050 Type RW, reset 0xFFFF.FFF





A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.

Register 21: GPTM Timer B Value (GPTMTBV), offset 0x054

When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the **GPTMTBR** register on the next clock cycle.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAV** register. Reads from this register return the current free-running value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler its 31:24 always read as 0.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, GPTMTBV contains bits 63:32 of the 64-bit timer value and the GPTM Timer A Value (GPTMTAV) register contains bits 31:0. In a 32-bit mode, the current, free-running value of the prescaler is stored in the **GPTM Timer** B Prescale Value (GPTMTBPV) register.

GPTM Timer B Value (GPTMTBV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003 5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x054 Type RW, reset



Bit/Field Name Type Reset Description 31:0 TBV RW 0x0000.FFFF GPTM Timer B Value

> (for 16/32-bit) A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the

(for 32/64-bit) **GPTMTAR** register on the next clock cycle.


Register 22: GPTM RTC Predivide (GPTMRTCPD), offset 0x058

This register provides the current RTC predivider value when the timer is operating in RTC mode. Software must perform an atomic access with consecutive reads of the **GPTMTAR**, **GPTMTBR**, and **GPTMRTCPD** registers, see Figure 11-2 on page 743 for more information.

GPTM RTC Predivide (GPTMRTCPD)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4004.000
32/64-bit Wide Timer 2 base: 0x4004.000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.0000
32/64-bit Wide Timer 5 base: 0x4004.0000

Offset 0x058
Type RO, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	RTCPD	RO	0x0000.7FFF	RTC Predivide Counter Value

The current RTC predivider value when the timer is operating in RTC mode. This field has no meaning in other timer modes.

Register 23: GPTM Timer A Prescale Snapshot (GPTMTAPS), offset 0x05C


This register shows the current value of the Timer A pre-scaler in the 16-bit modes. For the 32/64-bit Wide GPTM, this register shows the current value of the Timer A prescaler in the 32-bit modes. This register is ununsed in 16/32-bit GPTM mode.

GPTM Timer A Prescale Snapshot (GPTMTAPS)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x05C

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSS	RO	0x0000	GPTM Timer A Prescaler Snapshot

A read returns the current value of the **GPTM Timer A Prescaler**.

Register 24: GPTM Timer B Prescale Snapshot (GPTMTBPS), offset 0x060


This register shows the current value of the Timer B pre-scaler in the 16-bit modes. For the 32/64-bit Wide GPTM, this register shows the current value of the Timer B prescaler in the 32-bit modes. This register is ununsed in 16/32-bit GPTM mode.

GPTM Timer B Prescale Snapshot (GPTMTBPS)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x060

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSS	RO	0x0000	GPTM Timer A Prescaler Value

A read returns the current value of the **GPTM Timer A Prescaler**.

Register 25: GPTM Timer A Prescale Value (GPTMTAPV), offset 0x064


This register shows the current value of the Timer A free running pre-scaler in the 16-bit modes. For the 32/64-bit Wide GPTM, this register shows the current free-running value of the Timer A prescaler in the 32-bit modes. Software can use this value in conjunction with the **GPTMTAV** register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16/32-bit GPTM mode.

GPTM Timer A Prescale Value (GPTMTAPV)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000
32/64-bit Wide Timer 5 base: 0x4004.D000

Offset 0x064

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSV	RO	0x0000	GPTM Timer A Prescaler Value

A read returns the current, free-running value of the Timer A prescaler.


Register 26: GPTM Timer B Prescale Value (GPTMTBPV), offset 0x068

This register shows the current value of the Timer B free running pre-scaler in the 16-bit modes. For the 32/64-bit Wide GPTM, this register shows the current free-running value of the Timer B prescaler in the 32-bit modes. Software can use this value in conjunction with the **GPTMTBV** register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16/32-bit GPTM mode.

GPTM Timer B Prescale Value (GPTMTBPV)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x068 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSV	RO	0x0000	GPTM Timer B Prescaler Value

A read returns the current, free-running value of the Timer A prescaler.


Register 27: GPTM Peripheral Properties (GPTMPP), offset 0xFC0

The **GPTMPP** register provides information regarding the properties of the General-Purpose Timer module.

GPTM Peripheral Properties (GPTMPP)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0xFC0 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SIZE	RO	0x0	Count Size

- 1 Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter.
- Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter.

12 Watchdog Timers

A watchdog timer can generate a non-maskable interrupt (NMI), a regular interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM4F232H5BB microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.


The Stellaris® LM4F232H5BB controller has two Watchdog Timer modules with the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking and optional NMI function
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

12.1 Block Diagram

Figure 12-1. WDT Module Block Diagram



12.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. The watchdog interrupt can be programmed to be an non-maskable interrupt (NMI) using the INTTYPE bit in the WDTCTL register. After the first time-out event, the 32-bit counter is re-loaded with the value of the Watchdog Timer Load (WDTLOAD) register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the Watchdog Timer Lock (WDTLOCK) register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

12.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

12.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register, see page 293.

The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 5. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

12.4 Register Map

Table 12-1 on page 807 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

WDT0: 0x4000.0000WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 293).

Table 12-1. Watchdog Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	808
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	809
0x008	WDTCTL	R/W	0x0000.0000 (WDT0) 0x8000.0000 (WDT1)	Watchdog Control	810
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	812
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	813
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	814
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	815
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	816
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	817
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	818
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	819
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	820
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	821
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	822
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	823
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	824
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	825
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	826
0xFF8	WDTPCellID2	RO	0x0000.0006	Watchdog PrimeCell Identification 2	827
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	828

12.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x000

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 WDTLOAD R/W 0xFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTVALUE RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled by setting the INTEN bit, all subsequent writes to the INTEN bit are ignored. The only mechanism that can re-enable writes to this bit is a hardware reset.

Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.


Watchdog Control (WDTCTL)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x008

Rit/Field

Type R/W, reset 0x0000.0000 (WDT0) and 0x8000.0000 (WDT1)



Bit/Field	Name	Type	Reset	Description
31	WRC	RO	1	Write Complete

The WRC values are defined as follows:

Value Description

- A write access to one of the WDT1 registers is in progress. 0
- A write access is not in progress, and WDT1 registers can be 1 read or written.

This bit is reserved for WDT0 and has a reset value of 0. Note:

30:3 reserved RO 0x000 000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	INTTYPE	R/W	0	Watchdog Interrupt Type The INTTYPE values are defined as follows:
				Value Description
				0 Watchdog interrupt is a standard interrupt.
				1 Watchdog interrupt is a non-maskable interrupt.
1	RESEN	R/W	0	Watchdog Reset Enable
				The RESEN values are defined as follows:
				Value Description
				0 Disabled.
				1 Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable
				The INTEN values are defined as follows:
				Value Description
				0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
				1 Interrupt event enabled. Once enabled, all writes are ignored.


Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the WDTLOAD register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x00C

Type WO, reset -



Bit/Field Reset Description Name Type 31:0 **WDTINTCLR** WO Watchdog Interrupt Clear


Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrunt Status

- A watchdog time-out event has occurred.
- 0 The watchdog has not timed out.


Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status

- A watchdog time-out event has been signalled to the interrupt controller.
- 0 The watchdog has not timed out or the watchdog timer interrupt is masked.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000


Offset 0x418

Bit/Field

Name

Type

Type R/W, reset 0x0000.0000



31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	STALL	R/W	0	Watchdog Stall Enable

Description

Reset

- 1 If the microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
- The watchdog timer continues counting if the microcontroller is stopped with a debugger.
- 7:0 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00


Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0xC00

Type R/W, reset 0x0000.0000



Watchdog Lock
A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description 0x0000.0001 Locked 0x0000.0000 Unlocked


Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0

Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register [7:0]

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	WDT Peripheral ID Register [15:8]

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	WDT Peripheral ID Register [23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	WDT Peripheral ID Register [31:24]

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x05	Watchdog Peripheral ID Register [7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

RO 0

RO

0

RO

0

PID1

RO

R0 1 RO 0

RO

0

RO

0

Watchdog Peripheral Identification 1 (WDTPeriphID1)

reserved

RO

0

RO

0

RO

0

RO

0

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4

Туре

Reset

RO


0

RO

0

RO

0



RO 0


Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x18	Watchdog Peripheral ID Register [15:8]

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	Watchdog Peripheral ID Register [23:16]

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	Watchdog Peripheral ID Register [31:24]


Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register [7:0]


Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register [15:8]


Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8

Type RO, reset 0x0000.0006



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x06	Watchdog PrimeCell ID Register [23:16]


Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	Watchdog PrimeCell ID Register [31:24]

13 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter modules are included, which share 24 input channels.

The Stellaris® ADC module features 12-bit conversion resolution and supports 24 input channels, plus an internal temperature sensor. Each ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. Each ADC module provides eight digital comparators. Each digital comparator evaluates the ADC conversion value against its two user-defined values to determine the operational range of the signal. The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. A phase shifter can delay the start of sampling by a specified phase angle. When using both ADC modules, it is possible to configure the converters to start the conversions coincidentally or within a relative phase from each other, see "Sample Phase Control" on page 835.

The Stellaris LM4F232H5BB microcontroller provides two ADC modules with each having the following features:

- 24 shared analog input channels
- 12-bit precision ADC
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses a VDDA and GNDA as the voltage reference or two external reference signals

- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each sample sequencer
 - ADC module uses burst requests for DMA

13.1 Block Diagram

The Stellaris microcontroller contains two identical Analog-to-Digital Converter modules. These two modules, ADC0 and ADC1, share the same 24 analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 13-1 on page 830 shows how the two modules are connected to analog inputs and the system bus.

Figure 13-1. Implementation of Two ADC Blocks




Figure 13-2 on page 831 provides details on the internal configuration of the ADC controls and data registers.




Figure 13-2. ADC Module Block Diagram

13.2 Signal Description

The following table lists the external signals of the ADC module and describes the function of each. The AINx signals are analog functions for some GPIO signals. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the ADC signals. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674. The VREFA+ and VREFA- signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function and are not 5-V tolerant.

Table 13-1. ADC Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	E2	PE3	1	Analog	Analog-to-digital converter input 0.
AIN1	E1	PE2	I	Analog	Analog-to-digital converter input 1.
AIN2	F2	PE1	1	Analog	Analog-to-digital converter input 2.
AIN3	F1	PE0	I	Analog	Analog-to-digital converter input 3.
AIN4	В3	PD7	1	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	B4	PD5	I	Analog	Analog-to-digital converter input 6.

Table 13-1. ADC Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description				
AIN7	AIN7 A4 PD4		I	Analog	Analog-to-digital converter input 7.				
AIN8	AIN8 B5		I	Analog	Analog-to-digital converter input 8.				
AIN9	A5	PE4	I	Analog	Analog-to-digital converter input 9.				
AIN10	В6	PB4	I	Analog	Analog-to-digital converter input 10.				
AIN11	A6	PB5	I	Analog	Analog-to-digital converter input 11.				
AIN12	C1	PD3	I	Analog	Analog-to-digital converter input 12.				
AIN13	C2	PD2	I	Analog	Analog-to-digital converter input 13.				
AIN14	B1	PD1	I	Analog	Analog-to-digital converter input 14.				
AIN15	B2	PD0	I	Analog	Analog-to-digital converter input 15.				
AIN16	G2	PK0	I	Analog	Analog-to-digital converter input 16.				
AIN17	G1	PK1	I	Analog	Analog-to-digital converter input 17.				
AIN18	H1	PK2	I	Analog	Analog-to-digital converter input 18. Analog-to-digital converter input 19. Analog-to-digital converter input 20.				
AIN19	H2	PK3	I	Analog					
AIN20	B7	PE7	I	Analog					
AIN21	A7	PE6	I	Analog	Analog-to-digital converter input 21.				
AIN22	B8	PN1	I	Analog	Analog-to-digital converter input 22.				
AIN23	A8	PN0	I	Analog	Analog-to-digital converter input 23.				
VREFA+	D2	fixed	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 25-24 on page 1422.				
VREFA-	D1	fixed	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 25-24 on page 1422.				

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

13.3 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. In addition, the μ DMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

13.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 13-2 on page 833 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. Each sample that is captured is stored in the FIFO. In this implementation, each FIFO entry is a 32-bit word, with the lower 12 bits containing the conversion result.

Table 13-2. Samples and FIFO Depth of Sequencers

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by bit fields in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn), ADC Sample Sequence Extended Input Multiplexer Select (ADCSSEMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn and ADCSSEMUXn fields select the input pin, while the ADCSSCTLn fields contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 872.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence are allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO** (**ADCSSFIFOn**) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status** (**ADCSSFSTATn**) registers along with FULL and EMPTY status flags. If a write is attempted when the FIFO is full, the write does not occur and an overflow condition is indicated. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

13.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- DMA operation

- Sequence prioritization
- Trigger configuration
- Comparator configuration
- External voltage reference
- Sample phase control
- Module clocking

Most of the ADC control logic runs at the ADC clock rate of 16 MHz. The internal ADC divider is configured for 16-MHz operation automatically by hardware when the system XTAL is selected with the PLL.

13.3.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals; and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC. Digital comparator interrupts are cleared by writing a 1 to the ADC Digital Comparator Interrupt Status and Clear (ADCDCISC) register.

13.3.2.2 DMA Operation

DMA may be used to increase efficiency by allowing each sample sequencer to operate independently and transfer data without processor intervention or reconfiguration. The ADC module provides a request signal from each sample sequencer to the associated dedicated channel of the μ DMA controller. The ADC does not support single transfer requests. A burst transfer request is asserted when the interrupt bit for the sample sequence is set (IE bit in the **ADCSSCTLn** register is set).

The arbitration size of the μ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the μ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the μ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for μ DMA operation.

Refer to the "Micro Direct Memory Access (μ DMA)" on page 610 for more details about programming the μ DMA controller.

13.3.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the ADC Sample Sequencer Priority (ADCSSPRI) register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

13.3.2.4 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external


signal on a GPIO specified by the **GPIO ADC Control (GPIOADCCTL)** register, a GP Timer, a PWM generator, and continuous sampling. The processor triggers sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers. Generally, a sample sequencer using continuous sampling should be set to the lowest priority. Continuous sampling can be used with a digital comparator to cause an interrupt when a particular voltage is seen on an input.

13.3.2.5 Sample Phase Control


The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. If the converters are running at the same sample rate, they may be configured to start the conversions coincidentally or with one of 15 different discrete phases relative to each other. The sample time can be delayed from the standard sampling time in 22.5° increments up to 337.5° using the **ADC Sample Phase Control (ADCSPC)** register. Figure 13-3 on page 835 shows an example of various phase relationships at a 1 Msps rate.

Figure 13-3. ADC Sample Phases



This feature can be used to double the sampling rate of an input. Both ADC module 0 and ADC module 1 can be programmed to sample the same input. ADC module 0 could sample at the standard position (the PHASE field in the ADCSPC register is 0x0). ADC module 1 can be configured to sample at 180 (PHASE = 0x8). The two modules can be be synchronized using the GSYNC and SYNCWAIT bits in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. Software could then combine the results from the two modules to create a sample rate of two million samples/second at 16 MHz as shown in Figure 13-4 on page 835.

Figure 13-4. Doubling the ADC Sample Rate




Using the **ADCSPC** register, ADC0 and ADC1 may provide a number of interesting applications:

 Coincident sampling of different signals. The sample sequence steps run coincidently in both converters.

- ADC Module 0, ADCSPC = 0x0, sampling AIN0
- ADC Module 1, ADCSPC = 0x0, sampling AIN1
- Skewed sampling of the same signal. The sample sequence steps are 1/2 of an ADC clock (500 μs for a 1Ms/s ADC) out of phase with each other. This configuration doubles the conversion bandwidth of a single input when software combines the results as shown in Figure 13-5 on page 836.
 - ADC Module 0, ADCSPC = 0x0, sampling AIN0
 - ADC Module 1, ADCSPC = 0x8, sampling AIN0

Figure 13-5. Skewed Sampling



13.3.2.6 Module Clocking

The module is clocked by a 16-MHz clock which can be sourced by a divided version of the PLL output, the PIOSC or an external source connected to MOSC (with the PLL in bypass mode). When the PLL is operating, the ADC clock is derived from the PLL ÷ 25 by default, however, the PIOSC can be used for the module clock using the **ADC Clock Configuration (ADCCC)** register. When the PLL is bypassed, the module clock source clock attached to the MOSC must be 16 MHz unless the PIOSC is used for the clock source. The ADC module can continue to operate in Deep-Sleep mode if the PIOSC is the ADC module clock source.

13.3.3 Hardware Sample Averaging Circuit


Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)**

register (see page 874). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

Figure 13-6 shows an example in which the **ADCSAC** register is set to 0x2 for 4x hardware oversampling and the IE1 bit is set for the sample sequence, resulting in an interrupt after the second averaged value is stored in the FIFO.

Figure 13-6. Sample Averaging Example



13.3.4 Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 12-bit, low-power, high-precision conversion value. The successive approximation uses a switched capacitor array to perform the dual functions of sampling and holding the signal as well as providing the 12-bit DAC operation. The ADC requires a 16-MHz clock. This clock can be a divided version of the PLL output, the PIOSC or a 16-MHz clock source connected to MOSC. The MOSC provides the best results, followed by the PLL divided down, and then the PIOSC. Figure 13-7 shows the ADC input equivalency diagram; for parameter values, see "Analog-to-Digital Converter (ADC)" on page 1422.




Figure 13-7. ADC Input Equivalency Diagram

The ADC operates from both the 3.3-V analog and 1.2-V digital power supplies. The ADC clock can be configured to reduce power consumption when ADC conversions are not required (see "System Control" on page 228). The analog inputs are connected to the ADC through specially balanced input paths to minimize the distortion and cross-talk on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter (ADC)" on page 1422.

13.3.4.1 Voltage Reference

The ADC uses VREFA+ and VREFA- as references to produce a conversion value from the selected analog input. VREFA+ can be connected to either VDDA or VREFA+ and VREFA- can be connected to either GNDA or VREFA- as configured by the VREF bit in the **ADC Control (ADCCTL)** register, as shown in Figure 13-8.




Figure 13-8. ADC Voltage Reference


838 November 08, 2011

The range of this conversion value is from 0x000 to 0xFFF. In single-ended-input mode, the 0x000 value corresponds to the voltage level on VREFA-; the 0xFFF value corresponds to the voltage level on VREFA+. This configuration results in a resolution that can be calculated using the following equation:

```
mV per ADC code = (VREFA+ - VREFA-) / 4096
```

While the analog input pads can handle voltages beyond this range, the ADC conversions saturate in under-voltage and over-voltage cases. Analog input voltages above VREFA+ saturate at 0xFF while those below VREFA- saturate at 0x000. The V_{REFA} specification defines the useful range for the external voltage references on VDDA+ and VDDA-, see Table 25-24 on page 1422. Care must be taken to supply a reference voltage of acceptable quality. Figure 13-9 on page 839 shows the ADC conversion function of the analog inputs.

Figure 13-9. ADC Conversion Result



- Input Saturation

13.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the \mathtt{Dn} bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential

pair 1 samples analog inputs 2 and 3; and so on (see Table 13-3 on page 840). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

Table 13-3. Differential Sampling Pairs

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7
4	8 and 9
5	10 and 11
6	12 and 13
7	14 and 15
8	16 and 17
9	18 and 19
10	20 and 21
11	22 and 23

The voltage sampled in differential mode is the difference between the odd and even channels: ΔV (differential voltage) = V_{IN} (even channel) – V_{IN} ODD (odd channel), therefore:

- If $\Delta V = 0$, then the conversion result = 0x800
- If $\Delta V > 0$, then the conversion result > 0x800 (range is 0x800–0xFFF)
- If ΔV < 0, then the conversion result < 0x800 (range is 0–0x800)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm (VREFA+ - VREFA-) of the positive input. If an analog input is greater than VREFA+ or less than VREFA- (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either VREFA+ or VREFA-, respectively, to the ADC. Because both inputs can swing from VREFA- to VREFA+, the maximum difference in the signal voltage is 2 x (VREFA+ - VREFA-). As a result, the ADC codes are interpreted as:

```
mV per ADC code = (2 *(VREFA+ - VREFA-)) / 4096
```

Figure 13-10 shows how the differential voltage, ΔV , is represented in ADC codes.




Figure 13-10. Differential Voltage Representation

13.3.6 Internal Temperature Sensor

The temperature sensor serves two primary purposes: 1) to notify the system that internal temperature is too high or low for reliable operation and 2) to provide temperature measurements for calibration of the Hibernate module RTC trim value.

The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC. In addition, the temperature sensor has a second power-down input in the 3.3 V domain which provides control by the Hibernation module.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. This reference voltage, SENSO, is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 13-11 on page 842.




Figure 13-11. Internal Temperature Sensor Characteristic

The temperature sensor reading can be sampled in a sample sequence by setting the ${\tt TSn}$ bit in the **ADCSSCTLn** register. The temperature reading from the temperature sensor can also be given as a function of the ADC value. The following formula calculates temperature (in ${}^{\circ}$) based on the ADC reading:

Temperature = $147.5 - ((225 \times ADC) / 4095)$

13.3.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor overhead that is required, each module provides eight digital comparators. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits in the **ADC Digital Comparator Range (ADCDCCMPn)** registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated and/or a trigger can be sent to the PWM module. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

13.3.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the ADC Sample Sequence n Operation (ADCSSOPn) register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSX bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

Triggers

The digital comparator trigger function is enabled by setting the CTE bit in the **ADCDCCTLn** register. This bit enables the trigger function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, the corresponding digital comparator trigger to the PWM module is asserted

13.3.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM or CTM field in the **ADCDCCTLn** register.

Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2) a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.


13.3.7.3 Function Ranges

The two comparison values, COMPO and COMP1, in the ADC Digital Comparator Range (ADCDCCMPn) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMPO), mid-band (greater than COMPO but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMPO and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always be greater than or equal to the value of COMPO. A COMP1 value that is less than COMPO generates unpredictable results.

Low-Band Operation

To operate in the low-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 13-12 on page 844. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.

Figure 13-12. Low-Band Operation (CIC=0x0 and/or CTC=0x0)



Mid-Band Operation

To operate in the mid-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 13-13 on page 845. Note that a "0" in

a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-13. Mid-Band Operation (CIC=0x1 and/or CTC=0x1)

High-Band Operation

To operate in the high-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 13-14 on page 846. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-14. High-Band Operation (CIC=0x3 and/or CTC=0x3)

13.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 280). Using unsupported frequencies can cause faulty operation in the ADC module.

13.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock using the **RCGCADC** register (see page 402).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGCGPIO** register (see page 389). To find out which GPIO ports to enable, refer to "Signal Description" on page 831.
- 3. Set the GPIO AFSEL bits for the ADC input pins (see page 698). To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Configure the AINx signals to be analog inputs by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register (see page 710).
- **5.** Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 715) in the associated GPIO block.

6. If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

13.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** and **ADCSSEMUXn** registers.
- **4.** For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- **6.** Enable the sample sequencer logic by setting the corresponding ASENn bit in the **ADCACTSS** register.

13.5 Register Map

Table 13-4 on page 847 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

ADC0: 0x4003.8000ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 402). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Table 13-4. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	850
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	851
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	853
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	855
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	858
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	860

Table 13-4. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page		
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	865		
0x01C	ADCTSSEL	R/W	0x0000.0000	ADC Trigger Source Select			
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	868		
0x024	ADCSPC	R/W	0x0000.0000	ADC Sample Phase Control	870		
0x028	ADCPSSI	R/W	-	ADC Processor Sample Sequence Initiate	872		
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	874		
0x034	ADCDCISC	R/W1C	0x0000.0000	ADC Digital Comparator Interrupt Status and Clear	875		
0x038	ADCCTL	R/W	0x0000.0000	ADC Control	877		
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	878		
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	880		
0x048	ADCSSFIFO0	RO	-	ADC Sample Sequence Result FIFO 0	883		
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	884		
0x050	ADCSSOP0	R/W	0x0000.0000	ADC Sample Sequence 0 Operation	886		
0x054	ADCSSDC0	R/W	0x0000.0000	ADC Sample Sequence 0 Digital Comparator Select			
0x058	ADCSSEMUX0	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 0			
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	892		
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	893		
0x068	ADCSSFIFO1	RO	-	ADC Sample Sequence Result FIFO 1	883		
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	884		
0x070	ADCSSOP1	R/W	0x0000.0000	ADC Sample Sequence 1 Operation	895		
0x074	ADCSSDC1	R/W	0x0000.0000	ADC Sample Sequence 1 Digital Comparator Select	896		
0x078	ADCSSEMUX1	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 1	898		
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	892		
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	893		
0x088	ADCSSFIFO2	RO	-	ADC Sample Sequence Result FIFO 2	883		
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	884		
0x090	ADCSSOP2	R/W	0x0000.0000	ADC Sample Sequence 2 Operation	895		
0x094	ADCSSDC2	R/W	0x0000.0000	ADC Sample Sequence 2 Digital Comparator Select	896		
0x098	ADCSSEMUX2	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 2	898		
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	900		

Table 13-4. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page		
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	901		
0x0A8	ADCSSFIFO3	RO	-	ADC Sample Sequence Result FIFO 3	883		
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	884		
0x0B0	ADCSSOP3	R/W	0x0000.0000	ADC Sample Sequence 3 Operation	902		
0x0B4	ADCSSDC3	R/W	0x0000.0000	ADC Sample Sequence 3 Digital Comparator Select	903		
0x0B8	ADCSSEMUX3	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 3	904		
0xD00	ADCDCRIC	R/W	0x0000.0000	ADC Digital Comparator Reset Initial Conditions	905		
0xE00	ADCDCCTL0	R/W	0x0000.0000	ADC Digital Comparator Control 0	910		
0xE04	ADCDCCTL1	R/W	0x0000.0000	ADC Digital Comparator Control 1	910		
0xE08	ADCDCCTL2	R/W	0x0000.0000	ADC Digital Comparator Control 2	910		
0xE0C	ADCDCCTL3	R/W	0x0000.0000	ADC Digital Comparator Control 3			
0xE10	ADCDCCTL4	R/W	0x0000.0000	ADC Digital Comparator Control 4			
0xE14	ADCDCCTL5	R/W	0x0000.0000	ADC Digital Comparator Control 5	910		
0xE18	ADCDCCTL6	R/W	0x0000.0000	ADC Digital Comparator Control 6	910		
0xE1C	ADCDCCTL7	R/W	0x0000.0000	ADC Digital Comparator Control 7	910		
0xE40	ADCDCCMP0	R/W	0x0000.0000	ADC Digital Comparator Range 0	913		
0xE44	ADCDCCMP1	R/W	0x0000.0000	ADC Digital Comparator Range 1	913		
0xE48	ADCDCCMP2	R/W	0x0000.0000	ADC Digital Comparator Range 2	913		
0xE4C	ADCDCCMP3	R/W	0x0000.0000	ADC Digital Comparator Range 3	913		
0xE50	ADCDCCMP4	R/W	0x0000.0000	ADC Digital Comparator Range 4	913		
0xE54	ADCDCCMP5	R/W	0x0000.0000	ADC Digital Comparator Range 5	913		
0xE58	ADCDCCMP6	R/W	0x0000.0000	ADC Digital Comparator Range 6	913		
0xE5C	ADCDCCMP7	R/W	0x0000.0000	ADC Digital Comparator Range 7	913		
0xFC0	ADCPP	RO	0x00B0.2187	ADC Peripheral Properties	914		
0xFC4	ADCPC	R/W	0x0000.0007	ADC Peripheral Configuration	916		
0xFC8	ADCCC	R/W	0x0000.0000	ADC Clock Configuration	917		

13.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.


Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				Value Description
				1 Sample Sequencer 3 is enabled.
				0 Sample Sequencer 3 is disabled.
2	ASEN2	R/W	0	ADC SS2 Enable
				Value Description
				1 Sample Sequencer 2 is enabled.
				0 Sample Sequencer 2 is disabled.
1	ASEN1	R/W	0	ADC SS1 Enable
				Value Description
				1 Sample Sequencer 1 is enabled.
				Sample Sequencer 1 is disabled.
0	ASEN0	R/W	0	ADC SS0 Enable
				Value Description
				1 Sample Sequencer 0 is enabled.
				0 Sample Sequencer 0 is disabled.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.


ADC Raw Interrupt Status (ADCRIS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x004

3

Type RO, reset 0x0000.0000



Value Description

SS3 Raw Interrupt Status

- A sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt.
- 0 An interrupt has not occurred.

preserved across a read-modify-write operation.

This bit is cleared by writing a 1 to the ${\tt IN3}$ bit in the **ADCISC** register.

2 INR2 RO 0 SS2 Raw Interrupt Status

RO

0

INR3

Value Description

- A sample has completed conversion and the respective ADCSSCTL2 IEn bit is set, enabling a raw interrupt.
- An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt IN2}$ bit in the ADCISC register.

Bit/Field	Name	Туре	Reset	Description
1	INR1	RO	0	SS1 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL1 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the ADCISC register.
0	INR0	RO	0	SS0 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the TNO bit in the ADCISC register


Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single <code>DCONSSn</code> bit should be set at any given time. Setting more than one of these bits results in the <code>INRDC</code> bit from the **ADCRIS** register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

ADC Interrupt Mask (ADCIM)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	DCONSS3	R/W	0	Digital Comparator Interrupt on SS3
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS3 interrupt line.
				O The status of the digital comparators does not affect the SS3 interrupt status.
18	DCONSS2	R/W	0	Digital Comparator Interrupt on SS2
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS2 interrupt line.
				The status of the digital comparators does not affect the SS2 interrupt status.
17	DCONSS1	R/W	0	Digital Comparator Interrupt on SS1
				Value Description

1

0

the SS1 interrupt line.

interrupt status.

The raw interrupt signal from the digital comparators (INRDC

The status of the digital comparators does not affect the SS1

bit in the ADCRIS register) is sent to the interrupt controller on

Bit/Field	Name	Туре	Reset	Description
16	DCONSS0	R/W	0	Digital Comparator Interrupt on SS0
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS0 interrupt line.
				O The status of the digital comparators does not affect the SS0 interrupt status.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MASK3	R/W	0	SS3 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 3 does not affect the SS3 interrupt status.
2	MASK2	R/W	0	SS2 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 2 does not affect the SS2 interrupt status.
1	MASK1	R/W	0	SS1 Interrupt Mask
				Value Description
				The raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 1 does not affect the SS1 interrupt status.
0	MASK0	R/W	0	SS0 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 0 does not affect the SS0 interrupt status.

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the ADCDCISC register. If software is polling the ADCRIS instead of generating interrupts, the sample sequence INRn bits are still cleared via the ADCISC register, even if the INn bit is not set.

ADC Interrupt Status and Clear (ADCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x00C

Type R/W1C, reset 0x0000.0000

туре	R/WTC, I	reset uxu	0000.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		res	erved			1	1	1	DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•		res	erved			'	•	•	IN3	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Тур	e	Reset	Des	cription							
	31:20		reser	ved	RO)	0x000	com	patibility	with fut	ure prod	ucts, the	e of a res value of operation	a reserv		
	19		DCINSS3 RC)	0	Digital Comparator Interrupt Status on SS3								
								Valı	ue Desc	cription						
								1	bit in		CIM regi	ster are	CRIS reg set, prov oller.			
								0	No ir	nterrupt h	nas occu	ırred or t	he interr	upt is ma	asked.	
										eared by the AD (-		Clearing	this bit a	also clea	irs the
	18		DCIN	SS2	RC)	0	Digi	tal Comp	oarator li	nterrupt	Status o	n SS2			
								Valu	ue Desc	ription						
								1	Both	the INR	DC bit in	the AD	CRIS reg	ister and	the DC	ONSS2

- bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.

Bit/Field	Name	Туре	Reset	Description
17	DCINSS1	RO	0	Digital Comparator Interrupt Status on SS1
				Value Description
				Both the INRDC bit in the ADCRIS register and the DCONSS1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.
16	DCINSS0	RO	0	Digital Comparator Interrupt Status on SS0
				Value Description
				Both the INRDC bit in the ADCRIS register and the DCONSS0 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IN3	R/W1C	0	SS3 Interrupt Status and Clear
				Value Description
				Both the INR3 bit in the ADCRIS register and the MASK3 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR3}$ bit in the ${\bf ADCRIS}$ register.
2	IN2	R/W1C	0	SS2 Interrupt Status and Clear
				Value Description
				Both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR2}$ bit in the \textbf{ADCRIS} register.

Bit/Field	Name	Туре	Reset	Description
1	IN1	R/W1C	0	SS1 Interrupt Status and Clear
				Value Description
				1 Both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INR1 bit in the ADCRIS register.
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				Value Description
				Both the INR0 bit in the ADCRIS register and the MASK0 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit in the ADCRIS register.

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010


This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x010

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OV3	R/W1C	0	SS3 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 3 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.
				This bit is cleared by writing a 1.
2	OV2	R/W1C	0	SS2 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 2 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.
				This bit is cleared by writing a 1.
1	OV1	R/W1C	0	SS1 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 1 has hit an overflow condition,

- 1 The FIFO for Sample Sequencer 1 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
- 0 The FIFO has not overflowed.

This bit is cleared by writing a 1.

Bit/Field	Name	Туре	Reset	Description	
0	OV0	R/W1C	0	SS0 FIFO Overflow	
				Value Description	
				1 The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.	
				0 The FIFO has not overflowed.	
				This bit is cleared by writing a 1.	

November 08, 2011 859


Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source. When using a PWM generator as the trigger source, use the **ADC Trigger Source Select (ADCTSSEL)** register to specify in which PWM module the generator is located.

ADC Event Multiplexer Select (ADCEMUX)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x014

Offset 0x014
Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:16 reserved RO 0x0000 Software sh

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	on
15:12	EM3	R/W	0x0	SS3 Trigg	ger Select
				This field	selects the trigger source for Sample Sequencer 3.
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the \mathtt{SSn} bit in the $\textbf{ADCPSSI}$ register.
				0x1	Analog Comparator 0
					This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1250).
				0x2	Analog Comparator 1
					This trigger is configured by the Analog Comparator Control 1 (ACCTL1) register (page 1250).
				0x3	Analog Comparator 2
					This trigger is configured by the Analog Comparator Control 2 (ACCTL2) register (page 1250).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 682).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (page 768).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register (page 1299).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the PWM1INTEN register (page 1299).
				8x0	PWM2
					The PWM generator 2 trigger can be configured with the PWM2INTEN register (page 1299).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the PWM3INTEN register (page 1299).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
11:8	EM2	R/W	0x0	SS2 Trigg	ger Select
				This field	selects the trigger source for Sample Sequencer 2.
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the \mathtt{SSn} bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1250).
				0x2	Analog Comparator 1
					This trigger is configured by the Analog Comparator Control 1 (ACCTL1) register (page 1250).
				0x3	Analog Comparator 2
					This trigger is configured by the Analog Comparator Control 2 (ACCTL2) register (page 1250).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 682).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (page 768).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register (page 1299).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the PWM1INTEN register (page 1299).
				0x8	PWM2
					The PWM generator 2 trigger can be configured with the PWM2INTEN register (page 1299).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the PWM3INTEN register (page 1299).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
7:4	EM1	R/W	0x0	SS1 Trigg	ger Select
				This field	selects the trigger source for Sample Sequencer 1.
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the ${\tt SSn}$ bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1250).
				0x2	Analog Comparator 1
					This trigger is configured by the Analog Comparator Control 1 (ACCTL1) register (page 1250).
				0x3	Analog Comparator 2
					This trigger is configured by the Analog Comparator Control 2 (ACCTL2) register (page 1250).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 682).
				0x5	Timer
					In addition, the trigger must be enabled with the ${ t TnOTE}$ bit in the GPTMCTL register (page 768).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register (page 1299).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the PWM1INTEN register (page 1299).
				8x0	PWM2
					The PWM generator 2 trigger can be configured with the PWM2INTEN register (page 1299).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the PWM3INTEN register (page 1299).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
3:0	EM0	R/W	0x0	٠.	ger Select
					selects the trigger source for Sample Sequencer 0
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the ${\tt SSn}$ bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1250).
				0x2	Analog Comparator 1
					This trigger is configured by the Analog Comparator Control 1 (ACCTL1) register (page 1250).
				0x3	Analog Comparator 2
					This trigger is configured by the Analog Comparator Control 2 (ACCTL2) register (page 1250).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 682).
				0x5	Timer
					In addition, the trigger must be enabled with the Thote bit in the GPTMCTL register (page 768).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register (page 1299).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the PWM1INTEN register (page 1299).
				8x0	PWM2
					The PWM generator 2 trigger can be configured with the PWM2INTEN register (page 1299).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the PWM3INTEN register (page 1299).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

29

28

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018 Type R/W1C, reset 0x0000.0000

31

30

								rese	erved		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ					re	eserved		1		1	1	UV3	UV2	UV1	UV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
E	Bit/Field		Nam	ne	Тур	е	Reset	Des	scription							
	31:4		reserv	/ed	RC)	0x0000.000	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	3		UV:	3	R/W	1C	0	SS	3 FIFO U	nderflow	1					
									valid cor writing a	•	ons for th	is field ar	e shown	below. T	This bit is	cleared
								Val	ue Desc	ription						
								1	cond requ	ition, me ested. Ti	aning th	nple Seq at the FI ematic re eturned.	FO is en	npty and	a read v	vas
								0	The	FIFO ha	s not und	derflowe	d.			
	2		UV	2	R/W	1C	0	SS2	2 FIFO U	nderflow	1					
								The valid configurations are the same as those for the $\mathtt{UV3}$ field. This bit is cleared by writing a 1.						d. This		
	1		UV	1	R/W	1C	0	SS	1 FIFO U	nderflow	1					
									valid co s cleared			he same	as thos	e for the	UV3 fiel	d. This
	0		UV	0	R/W	1C	0	SS	FIFO U	nderflow	1					

bit is cleared by writing a 1.

The valid configurations are the same as those for the UV3 field. This


Register 8: ADC Trigger Source Select (ADCTSSEL), offset 0x01C

The **ADCTSSEL** register specifies which PWM module is selected with the EMn bit field in the **ADC Event Multiplexer Select (ADCEMUX)** register. The register resets to 0x0000.0000, which selects PWM module 0 for all generators.

ADC Trigger Source Select (ADCTSSEL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x01C



Bit/Field	Name	Туре	Reset	Description
9:8	PS1	R/W	0x0	PWM Unit Select This field selects which PWM generator signals are used in the PWM0-PWM3 encodings of the ADCEMUX register EM1 bit field.
				Value Description 0x0 PWM generator 0 0x1 PWM generator 1 0x2 - 0x3 reserved
7:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	PS0	R/W	0x0	PWM Unit Select This field selects which PWM generator signals are used in the PWM0-PWM3 encodings of the ADCEMUX register EM0 bit field.
				Value Description 0x0 PWM generator 0 0x1 PWM generator 1 0x2 - 0x3 reserved


Register 9: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x020



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	SS3	R/W	0x3	SS3 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
11:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	SS2	R/W	0x2	SS2 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	SS1	R/W	0x1	SS1 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.


Register 10: ADC Sample Phase Control (ADCSPC), offset 0x024

This register allows the ADC module to sample at one of 16 different discrete phases from 0.0° through 337.5°. For example, the sample rate could be effectively doubled by sampling a signal using one ADC module configured with the standard sample time and the second ADC module configured with a 180.0° phase lag.

Note: Care should be taken when the PHASE field is non-zero, as the resulting delay in sampling the AINx input may result in undesirable system consequences. The time from ADC trigger to sample is increased and could make the response time longer than anticipated. The added latency could have ramifications in the system design. Designers should carefully consider the impact of this delay.

ADC Sample Phase Control (ADCSPC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x024



Description

Bit/Field Name Type Reset

31:4 reserved RO 0x0000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
Bit/Field 3:0	Name PHASE	Type R/W	Reset 0x0	Phase Difference This field selects the sample phase difference from the standard sample time. Value Description 0x0 ADC sample lags by 0.0° 0x1 ADC sample lags by 22.5° 0x2 ADC sample lags by 45.0° 0x3 ADC sample lags by 67.5° 0x4 ADC sample lags by 90.0° 0x5 ADC sample lags by 112.5° 0x6 ADC sample lags by 135.0° 0x7 ADC sample lags by 157.5° 0x8 ADC sample lags by 180.0° 0x9 ADC sample lags by 202.5° 0xA ADC sample lags by 202.5° 0xA ADC sample lags by 225.0°
				0xB ADC sample lags by 247.5°
				0xC ADC sample lags by 270.0°
				0xD ADC sample lags by 292.5°
				0xE ADC sample lags by 315.0°
				0xF ADC sample lags by 337.5°

Register 11: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The **ADCPSSI** register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its **ADCPSSI** register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x028 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	GSYNC		reserved		SYNCWAIT						reserved					
Type	R/W	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved				1		SS3	SS2	SS1	SS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31	GSYNC	R/W	0	Global Synchronize
				Value Description
				This bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written.
				0 This bit is cleared once sampling has been initiated.
30:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	SYNCWAIT	R/W	0	Synchronize Wait
				Value Description
				This bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set.
				O Sampling begins when a sample sequence has been initiated.
26:4	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	SS3	WO	-	SS3 Initiate
				Value Description 1 Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the ADCACTSS register. 0 No effect. Only a write by software is valid; a read of this register returns no meaningful data.
2	SS2	WO	-	SS2 Initiate Value Description 1 Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the ADCACTSS register. 0 No effect. Only a write by software is valid; a read of this register returns no meaningful data.
1	SS1	WO	-	Value Description 1 Begin sampling on Sample Sequencer 1, if the sequencer is enabled in the ADCACTSS register. 0 No effect. Only a write by software is valid; a read of this register returns no meaningful data.
0	SS0	WO	-	 Value Description 1 Begin sampling on Sample Sequencer 0, if the sequencer is enabled in the ADCACTSS register. 0 No effect. Only a write by software is valid; a read of this register returns no meaningful data.

November 08, 2011 873


Register 12: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2 AVG consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG=7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	AVG	R/W	0x0	Hardware Averaging Control

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.

Value Description 0x0 No hardware oversampling 0x1 2x hardware oversampling 0x2 4x hardware oversampling 0x3 8x hardware oversampling 0x4 16x hardware oversampling 0x5 32x hardware oversampling 0x6 64x hardware oversampling 0x7 reserved

Register 13: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000

0


0

0

0

0

Reset



0

0

0

This bit is cleared by writing a 1.

0

0

0

0

0

0

0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W1C	0	Digital Comparator 7 Interrupt Status and Clear
				Value Description 1 Digital Comparator 7 has generated an interrupt. 0 No interrupt. This bit is cleared by writing a 1.
6	DCINT6	R/W1C	0	Digital Comparator 6 Interrupt Status and Clear
				Value Description 1 Digital Comparator 6 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
5	DCINT5	R/W1C	0	Digital Comparator 5 Interrupt Status and Clear
				Value Description 1 Digital Comparator 5 has generated an interrupt. 0 No interrupt.


Bit/Field	Name	Туре	Reset	Description
4	DCINT4	R/W1C	0	Digital Comparator 4 Interrupt Status and Clear
				Value Description 1 Digital Comparator 4 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
3	DCINT3	R/W1C	0	Digital Comparator 3 Interrupt Status and Clear
				Value Description 1 Digital Comparator 3 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
2	DCINT2	R/W1C	0	Digital Comparator 2 Interrupt Status and Clear
				Value Description 1 Digital Comparator 2 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
1	DCINT1	R/W1C	0	Digital Comparator 1 Interrupt Status and Clear
				Value Description 1 Digital Comparator 1 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
0	DCINT0	R/W1C	0	Digital Comparator 0 Interrupt Status and Clear
				Value Description 1 Digital Comparator 0 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.

Register 14: ADC Control (ADCCTL), offset 0x038

This register configures the voltage reference. The voltage references for the conversion can be VDDA and GNDA or VREFA+ and VREFA-.

ADC Control (ADCCTL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x038 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	VREF	R/W	0x0	Voltage Reference Select

Description Value

0x0 VDDA and GNDA are the voltage references.

0x1 - 0x3 The external <code>VREFA+</code> and <code>VREFA-</code> inputs are the voltage references.

Register 15: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register, along with the ADCSSEMUX0 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If the corresponding EMUXn bit in the ADCSSEMUX0 register is set, the MUXn field in this register selects from AIN[23:16]. When the corresponding EMUXn bit is clear, the MUXn field selects from AIN[15:0]. This register is 32 bits wide and contains information for eight possible samples.

Note: Channels AIN[31:24] do not exist on this microcontroller. Configuring MUXn to be 0x8-0xF when the corresponding EMUXn bit is set results in undefined behavior.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x040

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ı	MU	IX7	1		M	UX6			MU	JX5	1		MU	IX4	'	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ı	MU	IX3	I		M	UX2			MU	JX1	1		MU	IX0	'	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field	d Name			Ту	pe	Reset	Des	scription								
	31:28		MUX	< 7	R	W	0x0	8th Sample Input Select									
								the corresponding pin, for example indicates the input is AIN1. A value the input is AIN17.					es which of the analog inputs is ersion. The value set here indicates value of 0x1 when EMUX7 is clear of 0x1 when EMUX7 is set indicates D7 bit in the ADCSSCTL0 register				
	27:24		MUX	< 6	R	W	0x0	7th Sample Input Select									
								exe	cuted wi	th the sa	mple se	-	It specif	nple of a fies whicl version.			
	23:20		MUX	< 5	R	W	0x0	6th	Sample	Input Se	lect						
								with	the sam	nple sequ	uencer. I		s which	of a seq of the ar			
	19:16		MUX	< 4	R	W	0x0	5th	Sample	Input Se	lect						
								with	the sam	nple sequ	uencer. Ì	-	s which	of a seq of the ar			

Bit/Field	Name	Туре	Reset	Description
15:12	MUX3	R/W	0x0	4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11:8	MUX2	R/W	0x0	3rd Sample Input Select The MUX2 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7:4	MUX1	R/W	0x0	2nd Sample Input Select The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	R/W	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Register 16: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x044

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	- 8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	TS7	R/W	0	8th Sample Temp Sensor Select
				Value Description
				1 The temperature sensor is read during the eighth sample of the sample sequence.
				The input pin specified by the ADCSSMUXn register is read during the eighth sample of the sample sequence.
30	IE7	R/W	0	8th Sample Interrupt Enable
				Value Description
				The raw interrupt signal (INR0 bit) is asserted at the end of the eighth sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to the interrupt controller.
				0 The raw interrupt is not asserted to the interrupt controller.
				It is legal to have multiple samples within a sequence generate interrupts.
29	END7	R/W	0	8th Sample is End of Sequence
				Value Description

- The eighth sample is the last sample of the sequence.
- 0 Another sample in the sequence is the final sample.

It is possible to end the sequence on any sample position. Software must set an \mathtt{ENDn} bit somewhere within the sequence. Samples defined after the sample containing a set \mathtt{ENDn} bit are not requested for conversion even though the fields may be non-zero.

Bit/Field	Name	Туре	Reset	Description
28	D7	R/W	0	8th Sample Diff Input Select
				Value Description
				The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1".
				0 The analog inputs are not differentially sampled.
				Because the temperature sensor does not have a differential option, this bit must not be set when the ${\tt TS7}$ bit is set.
27	TS6	R/W	0	7th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable
				Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence
				Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select
				Same definition as $\mbox{D7}$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select
				Same definition as TS7 but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable
				Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence
				Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select
				Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select
				Same definition as TS7 but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable
				Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence
				Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select
				Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select
				Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.

Bit/Field	Name	Туре	Reset	Description
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.


Register 17: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 18: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 19: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 20: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO n (ADCSSFIFOn)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset -



Divrieiu	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	DATA	RO	-	Conversion Result Data

Register 21: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 22: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 23: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 24: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO with the head and tail pointers both pointing to index 0. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries;

ADCSSFSTAT2 on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C Type RO, reset 0x0000.0100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		•		1 1		rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		FULL		reserved		EMPTY		HP	TR			TP	TR	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	FULL	RO	0	FIFO Full
				Value Description 1 The FIFO is currently full. 0 The FIFO is not currently full.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMPTY	RO	1	FIFO Empty
				Value Description

1

The FIFO is currently empty.

The FIFO is not currently empty.

Bit/Field	Name	Туре	Reset	Description
7:4	HPTR	RO	0x0	FIFO Head Pointer
				This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written.
				Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.
3:0	TPTR	RO	0x0	FIFO Tail Pointer
				This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.
				Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.

Register 25: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

ADC Sample Sequence 0 Operation (ADCSSOP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050

1,700	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		S7DCOP		reserved		S6DCOP		reserved		S5DCOP		reserved		S4DCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		S3DCOP		reserved		S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	served bit. f a reserve on.		
	28		S7DC	OP	R/	W	0	Sam	ple 7 Di	gital Com	parator	Operation	n			
								Valu	ue Desc	cription						
								1	by th		EL bit ir	the ADC		comparato register,		
								0	The	eighth sa	mple is	saved in	Sample	Sequenc	e FIFC	00.
	27:25		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	24		S6DC	OP	R/	W	0	Sam	ple 6 Di	gital Com	parator	Operation	n			
								Sam	ne defini	tion as S7	DCOP t	out used o	during t	he sevent	h samp	ole.
	23:21		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	20		S5DC	OP	R/	W	0	Sam	ple 5 Di	gital Com	parator	Operation	n			
								Sam	ne defini	tion as S7	DCOP t	out used o	during tl	he sixth sa	ample.	
	19:17		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	16		S4DC	OP	R/	W	0		•	•	•	Operation		he fifth sa	mple.	
	15:13		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	served bit. f a reserve on.		

Bit/Field	Name	Туре	Reset	Description
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation Same definition as S7DCOP but used during the fourth sample.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation
				Same definition as S7DCOP but used during the third sample.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation
				Same definition as ${\tt S7DCOP}$ but used during the second sample.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation Same definition as S7DCOP but used during the first sample.


Register 26: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:28	S7DCSEL	R/W	0x0	Sample 7 Digital Comparator Select

When the S7DCOP bit in the **ADCSSOP0** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer 0.

Note: Values not listed are reserved.

			Value	Description
			0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCDCCTL0)
			0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCDCCTL1)
			0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCDCCTL2)
			0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCDCCTL3)
			0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCDCCTL4)
			0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCDCCTL5)
			0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCDCCTL6)
			0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCDCCTL7)
S6DCSEL	R/W	0x0	Sample	e 6 Digital Comparator Select
				eld has the same encodings as S7DCSEL but is used during the

Bit/Field	Name	Туре	Reset	Description
11:8	S2DCSEL	R/W	0x0	Sample 2 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the third sample.
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the first sample.

Register 27: ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0), offset 0x058

This register, along with the **ADCSSMUX0** register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If a bit in this register is set, the corresponding MUXn field in the **ADCSSMUX0** register selects from AIN[23:16]. When a bit in this register is clear, the corresponding MUXn field selects from AIN[15:0]. This register is 32 bits wide and contains information for eight possible samples.

Note that this register is not used when the differential channel designation is used (the Dn bit is set in the **ADCSSCTL0** register) because the **ADCSSMUX0** register can select all the available pairs.

23

22

21

20

19

18

17

16

ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0)

27

26

25

24

28

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x058 Type R/W, reset 0x0000.0000

30

31

		reserved		EMUX7		reserved		EMUX6		reserved		EMUX5		reserved		EMUX4
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		EMUX3		reserved		EMUX2		reserved		EMUX1		reserved		EMUX0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:29		reserv	/ed	R	0	0x0	com	patibility		re produ	ucts, the	value of	erved bit. a reserve		
	28		EMU	X7	R	W	0x0	8th	Sample	Input Sele	ect (Upp	er Bit)				
										ield is us th the sar			ıhth san	nple of a s	equenc	e
								Valu	ue Desc	ription						
								1	the A	•	JX0 reg			om AIN[2 e, if the MU		•
								0	ADC	•	registe			m AIN[19		•
	27:25		reserv	ved	R	0	0x0	com	patibility		re produ	ucts, the	value of	erved bit. a reserve		
	24		EMU	X6	R	W	0x0	7th S	Sample	Input Sele	ect (Upp	er Bit)				
								exec						ample of a has the sa		
	23:21		reserv	/ed	R	0	0x0	com	patibility		re produ	ucts, the	value of	erved bit. a reserve		

Bit/Field	Name	Туре	Reset	Description
20	EMUX5	R/W	0x0	6th Sample Input Select (Upper Bit) The EMUX5 field is used during the sixth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
19:17	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	EMUX4	R/W	0x0	5th Sample Input Select (Upper Bit) The ${\tt EMUX4}$ field is used during the fifth sample of a sequence executed with the sample sequencer. This bit has the same description as ${\tt EMUX7}$.
15:13	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	EMUX3	R/W	0x0	4th Sample Input Select (Upper Bit) The EMUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMUX2	R/W	0x0	3rd Sample Input Select (Upper Bit) The EMUX2 field is used during the third sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EMUX1	R/W	0x0	2th Sample Input Select (Upper Bit) The EMUX1 field is used during the second sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit) The EMUX0 field is used during the first sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.

Register 28: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 29: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register, along with the **ADCSSEMUX1** or **ADCSSEMUX2** register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. If the corresponding EMUXn bit in the **ADCSSEMUX1** or **ADCSSEMUX2** register is set, the MUXn field in this register selects from AIN[23:16]. When the corresponding EMUXn bit is clear, the MUXn field selects from AIN[15:0]. These registers are 16 bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 878 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

Note: Channels AIN[31:24] do not exist on this microcontroller. Configuring MUXn to be 0x8-0xF when the corresponding EMUXn bit is set results in undefined behavior.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x060 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	'	1		•	•	rese	erved			•			l	l
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MU	JX3	1		MU	JX2	1		MU	JX1	ı		MU	IX0	J
Type I	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
Reset	0	0	0	0	Λ	0	0	0	0	Λ	0	Λ	0	0	Ω	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	MUX3	R/W	0x0	4th Sample Input Select
11:8	MUX2	R/W	0x0	3rd Sample Input Select
7:4	MUX1	R/W	0x0	2nd Sample Input Select
3:0	MUX0	R/W	0x0	1st Sample Input Select

Register 30: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 31: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 880 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC Sample Sequence Control 1 (ADCSSCTL1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x064 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved		1					
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0															

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

Register 32: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 33: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The ADCSSOP1 register controls Sample Sequencer 1 and the ADCSSOP2 register controls Sample Sequencer 2.

ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				'				rese	rved							•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
Γ	15	14	13	12 S3DCOP	11	10	9	8 S2DCOP	7	6	5	4 S1DCOP	3	2	1	0 S0DCOP
[DO	reserved	DO.		DO	reserved	RO		RO	reserved	DO.			reserved	DO.	
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	0	R/W 0	0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:13		reser	ved	R	0	0x0000.0	Soft	ware sh	ould not r	ely on t	he value	of a res	erved bit.	To pro	vide
								com	patibility	with futu	re prod	ucts, the	value o	f a reserve		
								pres	erved a	cross a re	ead-mod	dify-write	operati	on.		
	12		S3DC	OP	R/	W	0	Sam	ple 3 Di	igital Com	nparator	Operation	n			
								Valu	ue Desc	cription						
								1						comparato		
										e S3DCSI			SSDC	n register	r, and th	ne value
								0					Sample	Sequenc	e FIFO	ın
								Ü	1110	iourur our	iipio io	ouvou iii	oumpro	Coquono		
	11:9		reser	ved	R	0	0x0	Soft	ware sh	ould not r	elv on t	he value	of a res	erved bit.	To pro	vide
								com	patibility	with futu	re prod	ucts, the	value o	f a reserve		
								pres	erved a	cross a re	ead-mod	dify-write	operati	on.		
	8		S2DC	OP	R/	W	0	Sam	ple 2 Di	igital Com	nparator	Operation	n			
								Sam	ne defini	tion as sa	BDCOP t	out used o	during t	he third sa	ample.	
	7:5		reser	ved	R	0	0x0	Soft	ware sh	ould not r	ely on t	he value	of a res	erved bit.	To pro	vide
											•			f a reserve	ed bit s	hould be
								pres	erveu a	cioss a re	au-mo	dify-write	operati	JII.		
	4		S1DC	OP	R/	W	0	Sam	ple 1 Di	igital Com	nparator	Operation	n			
								Sam	ne defini	tion as S3	BDCOP t	out used o	during t	ne secono	d sampl	e.
	3:1		reser	ved	R	0	0x0							erved bit.		
												ucts, the dify-write		f a reserve on.	ed bit s	hould be
	•		005		_											
	0		SODC	OP	R/	VV	0		•	•	•	Operation		no firet co	mnlo	
								San	ie delimi	uon as Sa	SDCOP [out used (uning t	he first sa	пріе.	

Register 34: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

Register 35: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set. The ADCSSDC1 register controls the selection for Sample Sequencer 1 and the ADCSSDC2 register controls the selection for Sample Sequencer 2.

ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x074


11:8

S2DCSEL

R/W

0x0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select

When the S3DCOP bit in the **ADCSSOPn** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer n.

Note: Values not listed are reserved.

Sample 2 Digital Comparator Select

Value Description Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0) 0x0 Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1) 0x1 0x2 Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2) 0x3 Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3) Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4) 0x4 0x5 Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5) 0x6 Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6) Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)

This field has the same encodings as ${\tt S3DCSEL}$ but is used during the third sample.

Bit/Field	Name	Туре	Reset	Description
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the first sample.

Register 36: ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1), offset 0x078

Register 37: ADC Sample Sequence Extended Input Multiplexer Select 2 (ADCSSEMUX2), offset 0x098

This register, along with the ADCSSMUX1 or ADCSSMUX2 register, defines the analog input configuration for each sample in a sequence executed with either Sample Sequencer 1 or 2. If a bit in this register is set, the corresponding MUXn field in the ADCSSMUX1 or ADCSSMUX2 register selects from AIN[23:16]. When a bit in this register is clear, the corresponding MUXn field selects from AIN[15:0]. This register is 16 bits wide and contains information for four possible samples. The ADCSSEMUX1 register controls Sample Sequencer 1 and the ADCSSEMUX2 register controls Sample Sequencer 2.

Note that this register is not used when the differential channel designation is used (the Dn bit is set in the ADCSSCTL1 or ADCSSCTL2 register) because the ADCSSMUX1 or ADCSSMUX2 register can select all the available pairs.

ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1)

Type

RO

Reset

0x0


ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x078

Bit/Field

11:9

Name

reserved



31:13	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	EMUX3	R/W	0x0	4th Sample Input Select (Upper Bit)
				The EMUX3 field is used during the fourth sample of a sequence executed

Description

Value Description

with the sample sequencer.

- The fourth sample input is selected from AIN[23:16] using the ADCSSMUX1 or ADCSSMUX2 register. For example, if the MUX3 field is 0x0, AIN16 is selected.
- The fourth sample input is selected from AIN[15:0] using the ADCSSMUX1 or ADCSSMUX2 register. For example, if the MUX3 field is 0x0, AIN0 is selected.

)	Software should not rely on the value of a reserved bit. To provide
	compatibility with future products, the value of a reserved bit should be
	preserved across a read-modify-write operation.


Bit/Field	Name	Туре	Reset	Description
8	EMUX2	R/W	0x0	3rd Sample Input Select (Upper Bit) The EMUX2 field is used during the third sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EMUX1	R/W	0x0	2th Sample Input Select (Upper Bit) The EMUX1 field is used during the second sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit) The EMUX0 field is used during the first sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.

Register 38: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register, along with the **ADCSSEMUX3** register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If the EMUX0 bit in the **ADCSSEMUX3** register is set, the MUX0 field in this register selects from AIN[23:16]. When the EMUX0 bit is clear, the MUX0 field selects from AIN[15:0]. This register is four bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 878 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A0




Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	MUX0	R/W	0	1st Sample Input Select

Register 39: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 880 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A4 Type R/W, reset 0x0000.0002



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	1	1st Sample is End of Sequence Same definition as END7 but used during the first sample. Because this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.


Register 40: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0

This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0DCOP	R/W	0	Sample 0 Digital Comparator Operation

Value Description

- The sample is sent to the digital comparator unit specified by the SODCSEL bit in the ADCSSDC03 register, and the value is not written to the FIFO.
- 0 The sample is saved in Sample Sequence FIFO3.


Register 41: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select

When the SODCOP bit in the **ADCSSOP3** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.

Note: Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)

Register 42: ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3), offset 0x0B8

This register, along with the ADCSSMUX3 register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If EMUX0 is set, the MUX0 field in the ADCSSMUX3 register selects from AIN[23:16]. When EMUX0 is clear, the MUX0 field selects from AIN[15:0]. This register is 1 bit wide and contains information for one possible sample.

Note that this register is not used when the differential channel designation is used (the Dn bit is set in the ADCSSCTL3 register) because the ADCSSMUX3 register can select all the available pairs.

ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B8

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved I					ı		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved						1		EMUX0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit)

The EMUXO field is used during the only sample of a sequence executed with the sample sequencer.

Value Description

- The sample input is selected from AIN[23:16] using the ADCSSMUX3 register. For example, if the MUX0 field is 0x0, AIN16 is selected.
- The sample input is selected from AIN[15:0] using the ADCSSMUX3 register. For example, if the MUX0 field is 0x0, AINO is selected.

Register 43: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.


ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

DCTRIG7

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xD00

Type R/W, reset 0x0000.0000

23



Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0

Value Description

Digital Comparator Trigger 7

 Resets the Digital Comparator 7 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. After setting this bit, software should wait until the bit clears before continuing.

22 DCTRIG6 R/W 0 Digital Comparator Trigger 6

R/W

Value Description

 Resets the Digital Comparator 6 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
21	DCTRIG5	R/W	0	Digital Comparator Trigger 5
				Value Description
				1 Resets the Digital Comparator 5 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
20	DCTRIG4	R/W	0	Digital Comparator Trigger 4
				Value Description
				 Resets the Digital Comparator 4 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
19	DCTRIG3	R/W	0	Digital Comparator Trigger 3
				Value Description
				1 Resets the Digital Comparator 3 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
18	DCTRIG2	R/W	0	Digital Comparator Trigger 2
				Value Description
				1 Resets the Digital Comparator 2 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
17	DCTRIG1	R/W	0	Digital Comparator Trigger 1
				Value Description
				1 Resets the Digital Comparator 1 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
16	DCTRIG0	R/W	0	Digital Comparator Trigger 0
				Value Description
				 Resets the Digital Comparator 0 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W	0	Digital Comparator Interrupt 7
				Value Description
				1 Resets the Digital Comparator 7 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
6	DCINT6	R/W	0	Digital Comparator Interrupt 6
				Value Description
				 Resets the Digital Comparator 6 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Name

Type

Reset

Bit/Field

5	DCINT5	R/W	0	Digital Comparator Interrupt 5
				Value Description
				1 Resets the Digital Comparator 5 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
4	DCINT4	R/W	0	Digital Comparator Interrupt 4
				Value Description
				1 Resets the Digital Comparator 4 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
3	DCINT3	R/W	0	Digital Comparator Interrupt 3
				Value Description
				1 Resets the Digital Comparator 3 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
2	DCINT2	R/W	0	Digital Comparator Interrupt 2
				Value Description
				1 Resets the Digital Comparator 2 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Description

Bit/Field	Name	Туре	Reset	Description
1	DCINT1	R/W	0	Digital Comparator Interrupt 1
				Value Description
				1 Resets the Digital Comparator 1 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
0	DCINT0	R/W	0	Digital Comparator Interrupt 0
				Value Description
				 Resets the Digital Comparator 0 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.


When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Register 44: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 45: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 46: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 47: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 48: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 49: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 50: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 51: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C

This register provides the comparison encodings that generate an interrupt and/or PWM trigger. See "Interrupt/ADC-Trigger Selector" on page 1261 for more information on using the ADC digital comparators to trigger a PWM generator.

ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00



Bit/Field	Name	Type	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	CTE	R/W	0	Comparison Trigger Enable

Value Description

- 1 Enables the trigger function state machine. The ADC conversion data is used to determine if a trigger should be generated according to the programming of the CTC and CTM fields.
- 0 Disables the trigger function state machine. ADC conversion data is ignored by the trigger function.

Bit/Field	Name	Туре	Reset	Description
11:10	стс	R/W	0x0	Comparison Trigger Condition This field specifies the operational region in which a trigger is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers. Value Description
				0x0 Low Band
				ADC Data < COMP0 ≤ COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 reserved
				0x3 High Band
				COMP0 ≤ COMP1 ≤ ADC Data
9:8	СТМ	R/W	0x0	Comparison Trigger Mode This field specifies the mode by which the trigger comparison is made.
				Value Description
				0x0 Always
				This mode generates a trigger every time the ADC conversion data falls within the selected operational region.
				0x1 Once
				This mode generates a trigger the first time that the ADC conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates a trigger when the ADC conversion data falls within the selected operational region and continues to generate the trigger until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.
				0x3 Hysteresis Once
				This mode generates a trigger the first time that the ADC conversion data falls within the selected operational region. No additional triggers are generated until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	CIE	R/W	0	Comparison Interrupt Enable
				Value Description
				1 Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
				O Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation.
3:2	CIC	R/W	0x0	Comparison Interrupt Condition
				This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers.
				Value Description
				0x0 Low Band
				ADC Data < COMP0 ≤ COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 reserved
				0x3 High Band COMP0 < COMP1 ≤ ADC Data
				COM O COM I TABO Bula
1:0	CIM	R/W	0x0	Comparison Interrupt Mode
				This field specifies the mode by which the interrupt comparison is made.
				Value Description
				0x0 Always
				This mode generates an interrupt every time the ADC conversion data falls within the selected operational region.
				0x1 Once
				This mode generates an interrupt the first time that the ADC conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.
				0x3 Hysteresis Once
				This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.

Register 52: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 53: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 54: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 55: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 56: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 57: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 58: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 Register 59: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region.

Note: The value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

ADC Digital Comparator Range 0 (ADCDCCMP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE40 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	rved					1		CON	MP1		1		I	
Type "	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved						COMP0				'					
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27:16	COMP1	R/W	0x000	Compare 1
				The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the high-band region.
				Note that the value of ${\tt COMP1}$ must be greater than or equal to the value of ${\tt COMP0}.$
15:12	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	COMP0	R/W	0x000	Compare 0 The value in this field is compared against the ADC conversion data.

the low-band region.

The result of the comparison is used to determine if the data lies within

Register 60: ADC Peripheral Properties (ADCPP), offset 0xFC0

The **ADCPP** register provides information regarding the properties of the ADC module.

ADC Peripheral Properties (ADCPP)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC0

Type RO, reset 0x00B0.2187

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	rese	i erved I				TS			RSL			TY	PE	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	
Neset																	
Г	15 1	14	13	12	11 T	10 I	9	8	7	6 I	5	4 I	3	2	1	0	
Į				С					CH MSR								
Type Reset	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	
В	it/Field		Nam	ne	Ту	ре	Reset	Description									
	31:24		reserv	rod.	R	^	0	Cofficient should not solve a the value of a recommed by Toward to									
	31.24		reserv	/eu	K	O	Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved.										
								preserved across a read-modify-write operation.									
	23		TS	i	R	0	0x1	Temperature Sensor									
								\/alı	ue Desc	rintion							
							1		•	dulo hac	a tempe	vratura e	oncor				
								0				es not ha			concor		
								U	THE	ADC IIIO	uule uue	s not na	ve a tem	iperature	5 5011501.		
								This field provides the similar information as the legacy DC1 register TEMPSNS bit.						gister			
	22:18		RS	L	R	0	0xC	Resolution									
				_			one			ecifies the	e maximı	um numb	er of bin	ary bits u	sed to re	present	
								the	converte	d sample		eld is end					
								rang	ge of 0 to	32 bits.							
	17:16		TYP	Έ	R	0	0x0	ADO	C Archite	cture							
								Valı	ue D	escriptio	n						
								0x0	S	AR							
								0x1	- 0x3 F	Reserved							
	45.40				_	_	0.0			, -							
	15:10		DC	,	R	U	8x0	_		parator C			S -10 - 11 - 1		4		
												er of AD0 coded as					

ADCnDCn bits.

This field provides similar information to the legacy **DC9** register

Bit/Field	Name	Туре	Reset	Description	n
9:4	СН	RO	0x18	converter. 63. This field p	specifies the number of ADC input channels available to the This field is encoded as a binary value, in the range of 0 to rovides similar information to the legacy DC3 and DC8 register
				ADCnAINn	a bits.
3:0	MSR	RO	0x7	Maximum .	ADC Sample Rate
					specifies the maximum number of ADC conversions per ne MSR field is encoded as follows:
				Value	Description
				0x0	Reserved
				0x1	125 ksps
				0x2	Reserved
				0x3	250 ksps
				0x4	Reserved
				0x5	500 ksps
				0x6	Reserved
				0x7	1 Msps
				0x8 - 0xF	Reserved


Register 61: ADC Peripheral Configuration (ADCPC), offset 0xFC4

The ADCPC register provides information regarding the configuration of the peripheral.

ADC Peripheral Configuration (ADCPC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC4

Type R/W, reset 0x0000.0007



Bit/F	ield	Name	Type	Reset	Description
31	:4	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:	0	SR	R/W	0x7	ADC Sample Rate

This field specifies the number of ADC conversions per second and is used in Run, Sleep, and Deep-sleep modes. The field encoding is based on the legacy **RCGC0** register encoding. The programmed sample rate cannot exceed the maximum sample rate specified by the ${\tt MSR}$ field in the **ADCPP** register. The ${\tt SR}$ field is encoded as follows:

Value	Description
0x0	Reserved
0x1	125 ksps
0x2	Reserved
0x3	250 ksps
0x4	Reserved
0x5	500 ksps
0x6	Reserved
0x7	1 Msps
0x8 - 0xF	Reserved


Register 62: ADC Clock Configuration (ADCCC), offset 0xFC8

The ADCCC register controls the clock source for the ADC module.

ADC Clock Configuration (ADCCC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	ADC Clock Source

The following table specifies the clock source that generates the ADC clock input, see Figure 5-5 on page 223.

Value Description

0x0 Either the 16-MHz system clock (if the PLL bypass is in effect) or the 16 MHz clock derived from PLL ÷ 25 (default).

Note that when the PLL is bypassed, the system clock must be at least 16 MHz.

0x1 PIOSC

The PIOSC provides a 16-MHz clock source for the ADC.

If the PIOSC is used as the clock source, the ADC module

can continue to operate in Deep-Sleep mode.

0x2 - 0xF Reserved

14 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris® LM4F232H5BB controller includes eight Universal Asynchronous Receiver/Transmitter (UART) with the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Modem flow control and status (on UART1)
- LIN protocol support
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive

- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
- Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

14.1 Block Diagram

Figure 14-1. UART Module Block Diagram



14.2 Signal Description

The following table lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORX and UOTX pins which default to the UART function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 674.

Table 14-1. UART Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
UORx	L3	PA0 (1)	I	TTL	UART module 0 receive.
UOTx	M1	PA1 (1)	0	TTL	UART module 0 transmit.
U1CTS	L1 N9	PC5 (8) PF1 (1)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1DCD	L10	PF2 (1)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	K10	PF3 (1)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	L9	PF4 (1)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
U1RI	В7	PE7 (1)	I	TTL	UART module 1 Ring Indicator modem status input signal.
Ulrts	L2 M9	PC4 (8) PF0 (1)	0	TTL	UART module 1 Request to Send modem flow control output line.
U1Rx	F11 L2	PB0 (1) PC4 (2)	I	TTL	UART module 1 receive.
UlTx	E11 L1	PB1 (1) PC5 (2)	0	TTL	UART module 1 transmit.
U2Rx	A3 K7	PD6 (1) PG4 (1)	I	TTL	UART module 2 receive.
U2Tx	B3 L7	PD7 (1) PG5 (1)	0	TTL	UART module 2 transmit.
U3Rx	K1	PC6 (1)	I	TTL	UART module 3 receive.
U3Tx	K2	PC7 (1)	0	TTL	UART module 3 transmit.
U4Rx	L2 C9	PC4 (1) PJ0 (1)	I	TTL	UART module 4 receive.
U4Tx	L1 B9	PC5 (1) PJ1 (1)	0	TTL	UART module 4 transmit.
U5Rx	A5 A9	PE4 (1) PJ2 (1)	I	TTL	UART module 5 receive.
U5Tx	B5 C8	PE5 (1) PJ3 (1)	0	TTL	UART module 5 transmit.
U6Rx	A4 D5	PD4 (1) PJ4 (1)	I	TTL	UART module 6 receive.
U6Tx	B4 C5	PD5 (1) PJ5 (1)	0	TTL	UART module 6 transmit.
U7Rx	F1 B11	PE0 (1) PK4 (1)	I	TTL	UART module 7 receive.
U7Tx	F2 B12	PE1 (1) PK5 (1)	0	TTL	UART module 7 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

14.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 945). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.

14.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 14-2 on page 921 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 14-2. UART Character Frame



14.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divisor allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 941) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 942). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (ClkDiv * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the UART, and <code>ClkDiv</code> is either 16 (if <code>HSE</code> in <code>UARTCTL</code> is clear) or 8 (if <code>HSE</code> is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations. Note that the state of the HSE bit has no effect on clock generation in ISO 7816 smart card mode (when the SMART bit in the **UARTCTL** register is set).

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 943), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

14.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 937) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 921).

The start bit is valid and recognized if the \mathtt{UnRx} signal is still low on the eighth cycle of $\mathtt{Baud16}$ (HSE clear) or the fourth cycle of Baud 8 (HSE set), otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of $\mathtt{Baud16}$ or 8th cycle of $\mathtt{Baud8}$ (that is, one bit period later) according to the programmed length of the data characters and value of the \mathtt{HSE} bit in **UARTCTL**. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if the \mathtt{UnRx} signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.

14.3.4 **Serial IR (SIR)**

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals should be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW and driving the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the **UARTCR** register. See page 940 for more information on IrDA low-power pulse-duration configuration.

Figure 14-3 on page 923 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 14-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10-ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

14.3.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design. The maximum clock rate in this mode is system clock / 16.

When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 configured to 0x3) with EVEN parity (PEN set and EPS set). In this mode, the UART automatically uses 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, UnRx is pulled Low during the second stop bit. In this case, the UART aborts the transmission, flushes the transmit FIFO and discards any data it contains, and raises a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

14.3.6 Modem Handshake Support

This section describes how to configure and use the modem flow control and status signals for UART1 when connected as a DTE (data terminal equipment) or as a DCE (data communications equipment). In general, a modem is a DCE and a computing device that connects to a modem is the DTE.

14.3.6.1 **Signaling**

The status signals provided by UART1 differ based on whether the UART is used as a DTE or DCE. When used as a DTE, the modem flow control and status signals are defined as:

- UICTS is Clear To Send
- UIDSR is Data Set Ready
- UIDCD is Data Carrier Detect
- UIRI is Ring Indicator
- ŪIRTS is Request To Send
- UIDTR is Data Terminal Ready

When used as a DCE, the the modem flow control and status signals are defined as:

- ŪICTS is Request To Send
- UIDSR is Data Terminal Ready
- Ū1RTS is Clear To Send
- ŪIDTR is Data Set Ready

Note that the support for DCE functions Data Carrier Detect and Ring Indicator are not provided. If these signals are required, their function can be emulated by using a general-purpose I/O signal and providing software support.

14.3.6.2 Flow Control

Flow control can be accomplished by either hardware or software. The following sections describe the different methods.

Hardware Flow Control (RTS/CTS)

Hardware flow control between two devices is accomplished by connecting the $\overline{\mathtt{UIRTS}}$ output to the Clear-To-Send input on the receiving device, and connecting the Request-To-Send output on the receiving device to the $\overline{\mathtt{UICTS}}$ input.

The $\overline{\mathtt{U1CTS}}$ input controls the transmitter. The transmitter may only transmit data when the $\overline{\mathtt{U1CTS}}$ input is asserted. The $\overline{\mathtt{U1RTS}}$ output signal indicates the state of the receive FIFO. $\overline{\mathtt{U1CTS}}$ remains

asserted until the preprogrammed watermark level is reached, indicating that the Receive FIFO has no space to store additional characters.

The **UARTCTL** register bits 15 (CTSEN) and 14 (RTSEN) specify the flow control mode as shown in Table 14-2 on page 925.

Table 14-2. Flow Control Mode

CTSEN	RTSEN	Description
1	1	RTS and CTS flow control enabled
1	0	Only CTS flow control enabled
0	1	Only RTS flow control enabled
0	0	Both RTS and CTS flow control disabled

Note that when RTSEN is 1, software cannot modify the UIRTS output value through the UARTCTL register Request to Send (RTS) bit, and the status of the RTS bit should be ignored.


Software Flow Control (Modem Status Interrupts)

Software flow control between two devices is accomplished by using interrupts to indicate the status of the UART. Interrupts may be generated for the $\overline{\mathtt{U1DSR}}$, $\overline{\mathtt{U1DCD}}$, $\overline{\mathtt{U1CTS}}$, and $\overline{\mathtt{U1RI}}$ signals using bits 3:0 of the **UARTIM** register, respectively. The raw and masked interrupt status may be checked using the **UARTRIS** and **UARTMIS** register. These interrupts may be cleared using the **UARTICR** register.

14.3.7 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55). Figure 14-4 on page 925 illustrates the structure of a LIN message.

Figure 14-4. LIN Message



The UART should be configured as followed to operate in LIN mode:

1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.

2. Set the LIN bit in the **UARTCTL** register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0 and the Identifier data at location 1, followed by the data to be transmitted, and with the checksum in the final FIFO entry.

14.3.7.1 LIN Master


The UART is enabled to be the LIN master by setting the MASTER bit in the **UARTLCTL** register. The length of the Sync Break is programmable using the BLEN field in the **UARTLCTL** register and can be 13-16 bits (baud clock cycles).

14.3.7.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LMEIRIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed. Figure 14-5 on page 926 illustrates the synchronization field.

Figure 14-5. LIN Synchronization Field



14.3.8 9-Bit UART Mode

The UART provides a 9-bit mode that is enabled with the 9BITEN bit in the **UART9BITADDR** register. This feature is useful in a multi-drop configuration of the UART where a single master connected to multiple slaves can communicate with a particular slave through its address or address range along with a qualifier for an address byte. All the slaves check for the address qualifier in the place of the parity bit and, if set, then compare the byte received with the preprogrammed address. If the address matches, then it receives or sends further data. If the address does not match, it drops the address byte and any subsequent data bytes. If the UART is in 9-bit mode, then the receiver operates with no parity mode. The address can be predefined to match with the received byte and it can be configured with the **UART9BITADDR** register. The matching can be extended to an address range using the address mask **UART9BITAMASK** that is ANDed with **UART9BITADDR** to form the range. By default, the **UART9BITAMASK** is 0xFF.

If the byte received that follows 9th bit set then it will be compared with <code>UART9BITADDRRNG</code> (address range read-only status register). Upon not finding a match, the rest of the data bytes with the 9th bit cleared are dropped. If a match is found, then an interrupt is generated to the NVIC for further

action. The subsequent data bytes with the cleared 9th bit are stored in the FIFO. Software can mask this interrupt in case μ DMA and/or FIFO operations are enabled for this instance and processor intervention is not required. All the send transactions with 9-bit mode are data bytes and the 9th bit is cleared. Software can override the 9th bit to be set (to indicate address) by overriding the parity settings to sticky parity with odd parity enabled for a particular byte. To match the transmission time with correct parity settings, the address byte can be transmitted as a single then a burst transfer. The Transmit FIFO does not hold the address/data bit, hence software should take care of enabling the address bit appropriately.

14.3.9 FIFO Operation

The UART has two 16x8 FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 932). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 943).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 937) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the **UARTRSR** register shows overrun status via the OE bit. If the FIFOs are disabled, the empty and full flags are set according to the status of the 1-byte-deep holding registers.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 949). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include ½, ¼, ½, ¾, and ⅙. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

14.3.10 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the **UARTIFLS** register is met, or if the EOT bit in **UARTCTL** is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the **UARTIFLS** register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 959).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 951) by setting the corresponding IM bits. If interrupts are not

used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 955).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by writing a 1 to the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 963).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the transmit FIFO reaches the programmed trigger level, the TXRIS bit is set. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit.
- If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

14.3.11 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the **UARTCTL** register (see page 945). In loopback mode, data transmitted on the \mathtt{UnTx} output is received on the \mathtt{UnRx} input. Note that the LBE bit should be set before the UART is enabled.

14.3.12 DMA Operation

The UART provides an interface to the μ DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the **UART DMA Control** (**UARTDMACTL**) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the **UARTIFLS** register. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the μ DMA controller depending on how the DMA channel is configured.

To enable DMA operation for the receive channel, set the RXDMAE bit of the **DMA Control** (**UARTDMACTL**) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the **UARTDMACTL** register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the **UARTDMACR** register is set and a receive

error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

If DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 610 for more details about programming the μ DMA controller.

14.4 Initialization and Configuration

To enable and initialize the UART, the following steps are necessary:

- 1. Enable the UART module using the **RCGCUART** register (see page 394).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register (see page 389). To find out which GPIO port to enable, refer to Table 23-5 on page 1398.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 698). To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected (see page 700 and page 709).
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the UART signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).

To use the UART, the peripheral clock must be enabled by setting the appropriate bit in the **RCGCUART** register (page 394). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGCGPIO** register (page 389) in the System Control module. To find out which GPIO port to enable, refer to Table 23-5 on page 1398.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz, and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 921, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 941) should be set to 10 decimal or 0xA. The value to be loaded into the **UARTFBRD** register (see page 942) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 610) and enable the DMA option(s) in the **UARTDMACTL** register.
- **6.** Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

14.5 Register Map

Table 14-3 on page 930 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000UART1: 0x4000.D000UART2: 0x4000.E000UART3: 0x4000.F000

UART4: 0x4001.0000UART5: 0x4001.1000UART6: 0x4001.2000

■ UART7: 0x4001.3000

Note that the UART module clock must be enabled before the registers can be programmed (see page 394). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 945) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 14-3. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	932
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	934
0x018	UARTFR	RO	0x0000.0090	UART Flag	937
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	940
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	941

Table 14-3. UART Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	942
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	943
0x030	UARTCTL	R/W	0x0000.0300	UART Control	945
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	949
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	951
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	955
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	959
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	963
0x048	UARTDMACTL	R/W	0x0000.0000	UART DMA Control	965
0x090	UARTLCTL	R/W	0x0000.0000	UART LIN Control	966
0x094	UARTLSS	RO	0x0000.0000	UART LIN Snap Shot	967
0x098	UARTLTIM	RO	0x0000.0000	UART LIN Timer	968
0x0A4	UART9BITADDR	R/W	0x0000.0000	UART 9-Bit Self Address	969
0x0A8	UART9BITAMASK	R/W	0x0000.00FF	UART 9-Bit Self Address Mask	970
0xFC0	UARTPP	RO	0x0000.0003	UART Peripheral Properties	971
0xFC8	UARTCC	R/W	0x0000.0000	UART Clock Configuration	972
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	973
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	974
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	975
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	976
0xFE0	UARTPeriphID0	RO	0x0000.0060	UART Peripheral Identification 0	977
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	978
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	979
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	980
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	981
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	982
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	983
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	984

14.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).


For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error

Value Description

- New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

Bit/Field	Name	Туре	Reset	Description
10	BE	RO	0	UART Break Error
				Value Description 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state), and the next valid start bit is received.
9	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				0 No parity error has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).
				0 No framing error has occurred
7:0	DATA	R/W	0x00	Data Transmitted or Received Data that is to be transmitted via the UART is written to this field. When read, this field contains the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.

Read-Only Status Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OE	RO	0	UART Overrun Error

Value Description

- New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

This bit is cleared by a write to **UARTECR**.

The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				Value Description
				A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				0 No parity error has occurred
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				Value Description
				The received character does not have a valid stop bit (a valid stop bit is 1).

0

No framing error has occurred This bit is cleared to 0 by a write to **UARTECR**.


In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x004

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0x00	Error Clear A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1. The RI, DCD, DSR and CTS bits indicate the modem flow control and status. Note that the modem bits are only implemented on UART1 and are reserved on UART0 and UART2.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x018

Type RO, reset 0x0000.0090



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	RI	RO	0	Ring Indicator
				Value Description 1 The UIRI signal is asserted. 0 The UIRI signal is not asserted. This bit is implemented only on UART1 and is reserved for UART0 and
7	TXFE	RO	1	UART Transmit FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.

Value Description

- 1 If the FIFO is disabled (\mathtt{FEN} is 0), the transmit holding register is empty.
 - If the FIFO is enabled (FEN is 1), the transmit FIFO is empty.
- 0 The transmitter has data to transmit.

Bit/Field	Name	Туре	Reset	Description
6	RXFF	RO	0	UART Receive FIFO Full The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the receive holding register is full.
				If the FIFO is enabled (FEN is 1), the receive FIFO is full.
				0 The receiver can receive data.
5	TXFF	RO	0	UART Transmit FIFO Full
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the transmit holding register is full.
				If the FIFO is enabled (FEN is 1), the transmit FIFO is full.
				0 The transmitter is not full.
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the receive holding register is empty.
				If the FIFO is enabled (FEN is 1), the receive FIFO is empty.
				0 The receiver is not empty.
3	BUSY	RO	0	UART Busy
				Value Description
				The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				0 The UART is not busy.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2	DCD	RO	0	Data Carrier Detect
				Value Description
				1 The u1DCD signal is asserted.
				0 The u1DCD signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	DSR	RO	0	Data Set Ready
				Value Description
				1 The Ulder signal is asserted.
				0 The uldsr signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	CTS	RO	0	Clear To Send
				Value Description
				1 The UICTS signal is asserted.
				0 The ulcts signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.

The internal IrlPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlPBaud16 clock. The low-power divisor value is calculated as follows:

```
ILPDVSR = SysClk / F_{IrLPBaud16}
```

where $F_{IrlPBaud16}$ is nominally 1.8432 MHz.

The divisor must be programmed such that 1.42 MHz < $F_{\tt IrlPBaud16}$ < 2.12 MHz, resulting in a low-power pulse duration of 1.41–2.11 μs (three times the period of $\tt IrlPBaud16$). The minimum frequency of $\tt IrlPBaud16$ ensures that pulses less than one period of $\tt IrlPBaud16$ are rejected, but pulses greater than 1.4 μs are accepted as valid pulses.


Note: Zero is an illegal value. Programming a zero value results in no IrlPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ILPDVSR	R/W	0x00	IrDA Low-Power Divisor

This field contains the 8-bit low-power divisor value.


Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 921 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DIVINT	R/W	0x0000	Integer Baud-Rate Divisor


Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 921 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	DIVFRAC	R/W	0x0	Fractional Baud-Rate Divisor

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.


UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000

UART7 base: 0x4001.3000

Offset 0x02C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	SPS	R/W	0	UART Stick Parity Select
				When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.
				When this bit is cleared, stick parity is disabled.
6:5	WLEN	R/W	0x0	UART Word Length
				The bits indicate the number of data bits transmitted or received in a frame as follows:

Value Description

0x0 5 bits (default)

0x1 6 bits 0x2 7 bits 0x3 8 bits

Bit/Field	Name	Туре	Reset	Description
4	FEN	R/W	0	UART Enable FIFOs
				Value Description
				1 The transmit and receive FIFO buffers are enabled (FIFO mode).
				The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.
3	STP2	R/W	0	UART Two Stop Bits Select
				Value Description
				 Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. When in 7816 smartcard mode (the SMART bit is set in the
				UARTCTL register), the number of stop bits is forced to 2.
				One stop bit is transmitted at the end of a frame.
2	EPS	R/W	0	UART Even Parity Select
				Value Description
				Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				Odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the \mathtt{PEN} bit.
1	PEN	R/W	0	UART Parity Enable
				Value Description
				1 Parity checking and generation is enabled.
				O Parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				Value Description
				1 A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).
				0 Normal use.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

Note that bits [15:14,11:10] are only implemented on UART1. These bits are reserved on UART0 and UART2.


The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.

- Disable the UART.
- Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by clearing bit 4 (FEN) in the line control register (UARTLCRH).
- Reprogram the control register.
- Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x030

Type R/W, reset 0x0000.0300



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
15	CTSEN	R/W	0	Enable Clear To Send
				Value Description
				1 CTS hardware flow control is enabled. Data is only transmitted when the U1CTS signal is asserted.
				0 CTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
14	RTSEN	R/W	0	Enable Request to Send
				Value Description
				1 RTS hardware flow control is enabled. Data is only requested (by asserting UIRTS) when the receive FIFO has available entries.
				0 RTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
13:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	RTS	R/W	0	Request to Send
				When RTSEN is clear, the status of this bit is reflected on the U1RTS signal. If RTSEN is set, this bit is ignored on a write and should be ignored on read.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
10	DTR	R/W	0	Data Terminal Ready
				This bit sets the state of the U1DTR output.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
9	RXE	R/W	1	UART Receive Enable
				Value Description
				1 The receive section of the UART is enabled.
				0 The receive section of the UART is disabled.
				If the UART is disabled in the middle of a receive, it completes the current character before stopping.

946 November 08, 2011

Note:

To enable reception, the ${\tt UARTEN}$ bit must also be set.

Bit/Field	Name	Type	Reset	Description
8	TXE	R/W	1	UART Transmit Enable
				Value Description 1 The transmit section of the UART is enabled. 0 The transmit section of the UART is disabled. If the UART is disabled in the middle of a transmission, it completes the current character before stopping. Note: To enable transmission, the UARTEN bit must also be set.
7	LBE	R/W	0	UART Loop Back Enable
,	LDE	R/W	U	Value Description The UnTx path is fed through the UnRx path. Normal operation.
6	LIN	R/W	0	LIN Mode Enable
				Value Description 1 The UART operates in LIN mode. 0 Normal operation.
5	HSE	R/W	0	High-Speed Enable
				Value Description The UART is clocked using the system clock divided by 16. The UART is clocked using the system clock divided by 8. Note: System clock used is also dependent on the baud-rate divisor configuration (see page 941) and page 942). The state of this bit has no effect on clock generation in ISO
4	EOT	R/W	0	7816 smart card mode (the SMART bit is set). End of Transmission This bit determines the behavior of the TXRIS bit in the UARTRIS register. Value Description 1 The TXRIS bit is set only after all transmitted data, including stop bits, have cleared the serializer. 0 The TXRIS bit is set when the transmit FIFO condition specified in UARTRIS is most.

November 08, 2011 947

in **UARTIFLS** is met.

Bit/Field	Name	Туре	Reset	Description
3	SMART	R/W	0	ISO 7816 Smart Card Support
				Value Description
				1 The UART operates in Smart Card mode.
				0 Normal operation.
				The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in UARTLCRH when using ISO 7816 mode.
				In this mode, the value of the STP2 bit in UARTLCRH is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message.
2	SIRLP	R/W	0	UART SIR Low-Power Mode
				This bit selects the IrDA encoding mode.
				Value Description
				1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrlPBaud16 input signal, regardless of the selected bit rate.
				0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period.
				Setting this bit uses less power, but might reduce transmission distances. See page 940 for more information.
1	SIREN	R/W	0	UART SIR Enable
				Value Description
				1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
				0 Normal operation.
0	UARTEN	R/W	0	UART Enable
				Value Description
				1 The UART is enabled.
				0 The UART is disabled.

If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.


The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x034

Type R/W, reset 0x0000.0012



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select

The trigger points for the receive interrupt are as follows:

value	Description
0x0	RX FIFO ≥ 1/8 full
0x1	RX FIFO ≥ ¼ full
0x2	RX FIFO ≥ ½ full (default)
0x3	RX FIFO ≥ ¾ full
0x4	RX FIFO ≥ 7/8 full
0x5-0x7	Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ ½ empty
				0x1 TX FIFO ≤ ¾ empty
				0x2 TX FIFO ≤ ½ empty (default)
				0x3 TX FIFO ≤ ¼ empty
				0x4 TX FIFO ≤ 1/8 empty
				0x5-0x7 Reserved
				Note: If the EOT bit in UARTCTL is set (see page 945), the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In

this case, the setting of ${\tt TXIFLSEL}$ is ignored.

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.


On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IM	R/W	0	LIN Mode Edge 5 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LME5RIS bit in the UARTRIS register is set.
				The LME5RIS interrupt is suppressed and not sent to the interrupt controller.
14	LME1IM	R/W	0	LIN Mode Edge 1 Interrupt Mask

Value Description

- 1 An interrupt is sent to the interrupt controller when the LME1RIS bit in the UARTRIS register is set.
- 0 The LME1RIS interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
13	LMSBIM	R/W	0	LIN Mode Sync Break Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LMSBRIS bit in the UARTRIS register is set.
				O The LMSBRIS interrupt is suppressed and not sent to the interrupt controller.
12	9BITIM	R/W	0	9-Bit Mode Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the 9BITRIS bit in the UARTRIS register is set.
				O The 9BITRIS interrupt is suppressed and not sent to the interrupt controller.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the OERIS bit in the UARTRIS register is set.
				O The OERIS interrupt is suppressed and not sent to the interrupt controller.
9	BEIM	R/W	0	UART Break Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BERIS bit in the UARTRIS register is set.
				O The BERIS interrupt is suppressed and not sent to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set.
				O The PERIS interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
7	FEIM	R/W	0	UART Framing Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the FERIS bit in the UARTRIS register is set.
				O The FERIS interrupt is suppressed and not sent to the interrupt controller.
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RTRIS bit in the UARTRIS register is set.
				O The RTRIS interrupt is suppressed and not sent to the interrupt controller.
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the TXRIS bit in the UARTRIS register is set.
				O The TXRIS interrupt is suppressed and not sent to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RXRIS bit in the UARTRIS register is set.
				O The RXRIS interrupt is suppressed and not sent to the interrupt controller.
3	DSRIM	R/W	0	UART Data Set Ready Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the DSRRIS bit in the UARTRIS register is set.
				O The DSRRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

November 08, 2011 953

Bit/Field	Name	Туре	Reset	Description
2	DCDIM	R/W	0	UART Data Carrier Detect Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the DCDRIS bit in the UARTRIS register is set.
				O The DCDRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSIM	R/W	0	UART Clear to Send Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the CTSRIS bit in the UARTRIS register is set.
				O The CTSRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIIM	R/W	0	UART Ring Indicator Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RIRIS bit in the UARTRIS register is set.
				O The RIRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C


The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x03C

Type RO, reset 0x0000.000F



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5RIS	RO	0	LIN Mode Edge 5 Raw Interrupt Status
				Value Description
				1 The timer value at the 5th falling edge of the LIN Sync Field has been captured.
				0 No interrupt
				This bit is cleared by writing a 1 to the LME5IC bit in the $\textbf{UARTICR}$ register.
14	LME1RIS	RO	0	LIN Mode Edge 1 Raw Interrupt Status

Value Description

1 The timer value at the 1st falling edge of the LIN Sync Field has been captured.

0 No interrupt

This bit is cleared by writing a 1 to the ${\tt LMEIIC}$ bit in the ${\tt UARTICR}$ register.

Bit/Field	Name	Туре	Reset	Description
13	LMSBRIS	RO	0	LIN Mode Sync Break Raw Interrupt Status
				Value Description 1 A LIN Sync Break has been detected. 0 No interrupt
				This bit is cleared by writing a 1 to the LMSBIC bit in the UARTICR register.
12	9BITRIS	R/W	0	9-Bit Mode Raw Interrupt Status
				Value Description
				1 A receive address match has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the <code>9BITIC</code> bit in the UARTICR register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Value Description
				1 An overrun error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Value Description
				1 A break error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Value Description
				1 A parity error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Value Description
				1 A framing error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register.

Bit/Field	Name	Туре	Reset	Description
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Value Description 1 A receive time out has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status
				Value Description
				1 If the EOT bit in the UARTCTL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register.
				If the ${\tt EOT}$ bit is set, the last bit of all transmitted data and flags has left the serializer.
				0 No interrupt
				This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status
				Value Description
				1 The receive FIFO level has passed through the condition defined in the UARTIFLS register.
				0 No interrupt
				This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled.
3	DSRRIS	RO	0	UART Data Set Ready Modem Raw Interrupt Status
				Value Description
				1 Data Set Ready used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

November 08, 2011 957

Bit/Field	Name	Туре	Reset	Description
2	DCDRIS	RO	0	UART Data Carrier Detect Modem Raw Interrupt Status
				Value Description 1 Data Carrier Detect used for software flow control. 0 No interrupt This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and
1	CTSRIS	RO	0	UART2. UART Clear to Send Modem Raw Interrupt Status Value Description 1 Clear to Send used for software flow control. 0 No interrupt
				This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIRIS	RO	0	UART Ring Indicator Modem Raw Interrupt Status Value Description 1 Ring Indicator used for software flow control. 0 No interrupt This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040


The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x040

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5MIS	RO	0	LIN Mode Edge 5 Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the 5th falling edge of the LIN Sync Field.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LME5IC bit in the $\textbf{UARTICR}$ register.
14	LME1MIS	RO	0	LIN Mode Edge 1 Masked Interrupt Status

Value Description

- 1 An unmasked interrupt was signaled due to the 1st falling edge of the LIN Sync Field.
- O An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt LMEIIC}$ bit in the ${\tt UARTICR}$ register.

Bit/Field	Name	Туре	Reset	Description
13	LMSBMIS	RO	0	LIN Mode Sync Break Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the receipt of a LIN Sync Break.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LMSBIC bit in the UARTICR register.
12	9BITMIS	R/W	0	9-Bit Mode Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to a receive address match.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the <code>9BITIC</code> bit in the UARTICR register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to an overrun error.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a break error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a parity error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a framing error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt FEIC}$ bit in the $\textbf{UARTICR}$ register.

Bit/Field	Name	Туре	Reset	Description
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to a receive time out. 0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to passing through the specified receive FIFO level.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled.
3	DSRMIS	RO	0	UART Data Set Ready Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Set Ready.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2. $ \label{eq:continuous} % \begin{center} \end{center} % \begin{center} cent$
2	DCDMIS	RO	0	UART Data Carrier Detect Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Carrier Detect.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

November 08, 2011 961

Bit/Field	Name	Type	Reset	Description
1	CTSMIS	RO	0	UART Clear to Send Modem Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to Clear to Send. 0 An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIS	RO	0	UART Ring Indicator Modem Masked Interrupt Status Value Description 1 An unmasked interrupt was signaled due to Ring Indicator. 0 An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x0444

Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved				1		1	
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5IC	LME1IC	LMSBIC	9BITIC	reserved	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	СТЅМІС	RIMIC
Type Reset	W1C 0	W1C 0	W1C 0	R/W 0	RO 0	W1C 0										

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IC	W1C	0	LIN Mode Edge 5 Interrupt Clear
				Writing a 1 to this bit clears the LME5RIS bit in the UARTRIS register and the LME5MIS bit in the UARTMIS register.
14	LME1IC	W1C	0	LIN Mode Edge 1 Interrupt Clear
				Writing a 1 to this bit clears the LME1RIS bit in the UARTRIS register and the LME1MIS bit in the UARTMIS register.
13	LMSBIC	W1C	0	LIN Mode Sync Break Interrupt Clear
				Writing a 1 to this bit clears the LMSBRIS bit in the UARTRIS register and the LMSBMIS bit in the UARTMIS register.
12	9BITIC	R/W	0	9-Bit Mode Interrupt Clear
				Writing a 1 to this bit clears the <code>9BITRIS</code> bit in the UARTRIS register and the <code>9BITMIS</code> bit in the UARTMIS register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear
				Writing a 1 to this bit clears the <code>OERIS</code> bit in the UARTRIS register and the <code>OEMIS</code> bit in the UARTMIS register.

Bit/Field	Name	Туре	Reset	Description
9	BEIC	W1C	0	Break Error Interrupt Clear Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register.
8	PEIC	W1C	0	Parity Error Interrupt Clear Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register.
7	FEIC	W1C	0	Framing Error Interrupt Clear Writing a 1 to this bit clears the FERIS bit in the UARTRIS register and the FEMIS bit in the UARTMIS register.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear Writing a 1 to this bit clears the RTRIS bit in the UARTRIS register and the RTMIS bit in the UARTMIS register.
5	TXIC	W1C	0	Transmit Interrupt Clear Writing a 1 to this bit clears the TXRIS bit in the UARTRIS register and the TXMIS bit in the UARTMIS register.
4	RXIC	W1C	0	Receive Interrupt Clear Writing a 1 to this bit clears the RXRIS bit in the UARTRIS register and the RXMIS bit in the UARTMIS register.
3	DSRMIC	W1C	0	UART Data Set Ready Modem Interrupt Clear Writing a 1 to this bit clears the DSRRIS bit in the UARTRIS register and the DSRMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIC	W1C	0	UART Data Carrier Detect Modem Interrupt Clear Writing a 1 to this bit clears the DCDRIS bit in the UARTRIS register and the DCDMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSMIC	W1C	0	UART Clear to Send Modem Interrupt Clear Writing a 1 to this bit clears the CTSRIS bit in the UARTRIS register and the CTSMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIC	W1C	0	UART Ring Indicator Modem Interrupt Clear Writing a 1 to this bit clears the RIRIS bit in the UARTRIS register and the RIMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.


Register 14: UART DMA Control (UARTDMACTL), offset 0x048

The **UARTDMACTL** register is the DMA control register.

UART DMA Control (UARTDMACTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
Offset 0x048

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DMAERR	R/W	0	DMA on Error
				Value Description
				1 μDMA receive requests are automatically disabled when a receive error occurs.
				0 μDMA receive requests are unaffected when a receive error occurs.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				1 μDMA for the transmit FIFO is enabled.
				$0 \mu DMA$ for the transmit FIFO is disabled.
0	RXDMAE	R/W	0	Receive DMA Enable
				Value Description
				1 μDMA for the receive FIFO is enabled.

μDMA for the receive FIFO is disabled. 0


Register 15: UART LIN Control (UARTLCTL), offset 0x090

The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

UART LIN Control (UARTLCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x090

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	BLEN	R/W	0x0	Sync Break Length
				Value Description
				0x3 Sync break length is 16T bits
				0x2 Sync break length is 15T bits
				0x1 Sync break length is 14T bits
				0x0 Sync break length is 13T bits (default)
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTER	R/W	0	LIN Master Enable

Value Description

- The UART operates as a LIN master.
- 0 The UART operates as a LIN slave.

Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094


The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0x094

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TSS	RO	0x0000	Timer Snap Shot

This field contains the value of the free-running timer when either the Sync Edge 5 or the Sync Edge 1 was detected.

Register 17: UART LIN Timer (UARTLTIM), offset 0x098


The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the **UART LIN Snap Shot (UARTLSS)** register to adjust the baud rate to match that of the master.

UART LIN Timer (UARTLTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x098

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TIMER	RO	0x0000	Timer Value


This field contains the value of the free-running timer.

Register 18: UART 9-Bit Self Address (UART9BITADDR), offset 0x0A4

The **UART9BITADDR** register is used to write the specific address that should be matched with the receiving byte when the 9-bit Address Mask (**UART9BITAMASK**) is set to 0xFF. This register is used in conjunction with **UART9BITAMASK** to form a match for address-byte received.

UART 9-Bit Self Address (UART9BITADDR)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
Offset 0x0A4
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	9BITEN	R/W	0	Enable 9-Bit Mode
				Value Description
				1 9-bit mode is enabled.
				0 9-bit mode is disabled.
14:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ADDR	R/W	0x00	Self Address for 9-Bit Mode
				This field contains the address that should be matched when UART9BITAMASK is 0xFF.

Register 19: UART 9-Bit Self Address Mask (UART9BITAMASK), offset 0x0A8


The **UART9BITAMASK** register is used to enable the address mask for 9-bit mode. The lower address bits are masked to create a range of address to be matched with the received address byte.

UART 9-Bit Self Address Mask (UART9BITAMASK)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART6 base: 0x4001.3000

Offset 0x0A8

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	RANGE	RO	0x00	Self Address Range for 9-Bit Mode
				Writing to the RANGE field does not have any effect; reading it reflects the ANDed output of the ADDR field in the UART9BITADDR register and the MASK field.
7:0	MASK	R/W	0xFF	Self Address Mask for 9-Bit Mode
				This field contains the address mask that creates a range of addresses

that should be matched.


Register 20: UART Peripheral Properties (UARTPP), offset 0xFC0

The **UARTPP** register provides information regarding the properties of the UART module.

UART Peripheral Properties (UARTPP)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
Offset 0xFC0

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	NB	RO	0x1	9-Bit Support
				Value Description
				1 The UART module provides support for the transmission of 9-bit data for RS-485 support.
				O The UART module does not provide support for the transmission of 9-bit data for RS-485 support.
0	SC	RO	0x1	Smart Card Support

Value Description

- The UART module provides smart card support.
- 0 The UART module does not provide smart card support.

Register 21: UART Clock Configuration (UARTCC), offset 0xFC8


The **UARTCC** register controls the baud clock source for the UART module. For more information, see the section called "Communication Clock Sources" on page 224.

If the PIOSC is used for the UART baud clock, the system clock frequency must be at least 9 MHz in Run mode.

UART Clock Configuration (UARTCC)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.3000 UART7 base: 0x4001.3000 Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	UART Baud Clock Source

The following table specifies the clock source that generates the baud clock for the UART.

Value Description

0x0 The system clock (default).

PIOSC 0x1 0x2 - 0xF Reserved

Register 22: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFD0

Type RO, reset 0x0000.0000



Field	Name	Туре	Reset	Description
1:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
:0	PID4	RO	0x00	UART Peripheral ID Register [7:0]
	:eld ::8		1:8 reserved RO	1:8 reserved RO 0x0000.00

Register 23: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.


UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000

UART7 base: 0x4001.3000

Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	UART Peripheral ID Register [15:8]

Register 24: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	UART Peripheral ID Register [23:16]

Register 25: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFDC

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	UART Peripheral ID Register [31:24]

Register 26: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFE0

Type RO, reset 0x0000.0060



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x60	UART Peripheral ID Register [7:0]

Register 27: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register [15:8]

Register 28: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register [23:16]

Register 29: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register [31:24]

Register 30: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register [7:0]

Register 31: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	UART PrimeCell ID Register [15:8]

Register 32: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	UART PrimeCell ID Register [23:16]

Register 33: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register [31:24]

15 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes four Synchronous Serial Interface (SSI) modules. Each SSIis a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris LM4F232H5BB controller includes four SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

15.1 Block Diagram

Figure 15-1. SSI Module Block Diagram



15.2 Signal Description

The following table lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOClk, SSIOFSS, SSIORX, and SSIOTX pins which default to the SSI function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 698) should be set to choose the SSI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control

(GPIOPCTL) register (page 717) to assign the SSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 15-1. SSI Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SSI0Clk	M2	PA2 (2)	I/O	TTL	SSI module 0 clock.
SSI0Fss	M3	PA3 (2)	I/O	TTL	SSI module 0 frame.
SSIORx	L4	PA4 (2)	I	TTL	SSI module 0 receive.
SSIOTx	N1	PA5 (2)	0	TTL	SSI module 0 transmit.
SSI1Clk	B2 L10	PD0 (2) PF2 (2)	I/O	TTL	SSI module 1 clock.
SSI1Fss	B1 K10	PD1 (2) PF3 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	C2 M9	PD2 (2) PF0 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	C1 N9	PD3 (2) PF1 (2)	0	TTL	SSI module 1 transmit.
SSI2Clk	B6 J3	PB4 (2) PH4 (2)	I/O	TTL	SSI module 2 clock.
SSI2Fss	A6 H4	PB5 (2) PH5 (2)	I/O	TTL	SSI module 2 frame.
SSI2Rx	F4 H3	PB6 (2) PH6 (2)	I	TTL	SSI module 2 receive.
SSI2Tx	F3 G4	PB7 (2) PH7 (2)	0	TTL	SSI module 2 transmit.
SSI3Clk	B2 K3 G2	PD0 (1) PH0 (2) PK0 (2)	I/O	TTL	SSI module 3 clock.
SSI3Fss	B1 K4 G1	PD1 (1) PH1 (2) PK1 (2)	I/O	TTL	SSI module 3 frame.
SSI3Rx	C2 J4 H1	PD2 (1) PH2 (2) PK2 (2)	I	TTL	SSI module 3 receive.
SSI3Tx	C1 J2 H2	PD3 (1) PH3 (2) PK3 (2)	0	TTL	SSI module 3 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The SSI also supports the μ DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the μ DMA module. μ DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 1014).

15.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (SysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 1007). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control 0** (**SSICR0**) register (see page 1000).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

Note: The PIOSC is used as the source for the SSIClk when the CS field in the SSI Clock Configuration (SSICC) register is configured to 0x1. For master mode, the system clock or the PIOSC must be at least two times faster than the SSIClk, with the restriction that SSIClk cannot be faster than 25 MHz. For slave mode, the system clockor the PIOSC must be at least 6 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 1425 to view SSI timing parameters.

15.3.2 FIFO Operation

15.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 1004), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a μ DMA request when the FIFO is empty.

15.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

15.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service (when the transmit FIFO is half full or less)
- Receive FIFO service (when the receive FIFO is half full or more)
- Receive FIFO time-out

- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI generates a single interrupt request to the controller regardless of the number of active interrupts. Each of the four individual maskable interrupts can be masked by clearing the appropriate bit in the **SSI Interrupt Mask (SSIIM)** register (see page 1008). Setting the appropriate mask bit enables the interrupt.

The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the SSI Raw Interrupt Status (SSIRIS) and SSI Masked Interrupt Status (SSIMIS) registers (see page 1009 and page 1011, respectively).

The receive FIFO has a time-out period that is 32 periods at the rate of SSIClk (whether or not SSIClk is currently active) and is started when the RX FIFO goes from EMPTY to not-EMPTY. If the RX FIFO is emptied before 32 clocks have passed, the time-out period is reset. As a result, the ISR should clear the Receive FIFO Time-out Interrupt just after reading out the RX FIFO by writing a 1 to the RTIC bit in the SSI Interrupt Clear (SSIICR) register. The interrupt should not be cleared so late that the ISR returns before the interrupt is actually cleared, or the ISR may be re-activated unnecessarily.

The End-of-Transmission (EOT) interrupt indicates that the data has been transmitted completely. This interrupt can be used to indicate when it is safe to turn off the SSI module clock or enter sleep mode. In addition, because transmitted data and received data complete at exactly the same time, the interrupt can also indicate that read data is ready immediately, without waiting for the receive FIFO time-out period to complete.

15.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique which operates at half-duplex. In this mode, when a

frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

15.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 15-2 on page 990 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 15-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on each falling edge of SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 15-3 on page 990 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





15.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits in the **SSISCRO** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is clear, it produces a steady state Low value on the SSIClk pin. If the SPO bit is set, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. The state of this bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is clear, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

15.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Q is undefined.

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 15-4 on page 991 and Figure 15-5 on page 991.

SSICIK

SSIFss

SSIRx

MSB

4 to 16 bits

SSITx


MSB

LSB
Q

LSB
Q

Figure 15-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Figure 15-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

■ SSIClk is forced Low

Note:

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Once both the master and slave data have been set, the SSIClk master clock pin goes High after one additional half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 15-6 on page 992, which covers both single and continuous transfers.

SSICIK

SSIFss

SSIRx

Q

MSB

4 to 16 bits

SSITx

MSB

LSB
Q

LSB

LSB
Q

Figure 15-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad

■ When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After an additional one-half SSIC1k period, both master and slave valid data are enabled onto their respective transmission lines. At the same time, the SSIC1k is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words, and termination is the same as that of the single word transfer.


15.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 15-7 on page 993 and Figure 15-8 on page 993.

Figure 15-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One-half period later, valid master data is transferred to the SSITx line. Once both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one additional half SSIC1k period, meaning that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

15.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 15-9 on page 994, which covers both single and continuous transfers.




Figure 15-9. Freescale SPI Frame Format with SPO=1 and SPH=1

In this configuration, during idle periods:

SSIC1k is forced High

Note:

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After an additional one-half SSIC1k period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIC1k is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state until the final bit of the last word has been captured and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

15.3.4.7 MICROWIRE Frame Format

Figure 15-10 on page 995 shows the MICROWIRE frame format for a single frame. Figure 15-11 on page 996 shows the same format when back-to-back frames are transmitted.





MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex and uses a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on each rising edge of SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 15-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 15-12 on page 996 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 15-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

15.3.5 DMA Operation

The SSI peripheral provides an interface to the μ DMA controller with separate channels for transmit and receive. The μ DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When μ DMA operation is enabled, the SSI asserts a μ DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The

single and burst μDMA transfer requests are handled automatically by the μDMA controller depending how the μDMA channel is configured. To enable μDMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable μDMA operation for the transmit channel, the TXDMAE bit of **SSIDMACTL** should be set. If μDMA is enabled, then the μDMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the SSI interrupt vector. Therefore, if interrupts are used for SSI operation and μDMA is enabled, the SSI interrupt handler must be designed to handle the μDMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 610 for more details about programming the μ DMA controller.

15.4 Initialization and Configuration

To enable and initialize the SSI, the following steps are necessary:

- 1. Enable the SSI module using the RCGCSSI register (see page 396).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register (see page 389). To find out which GPIO port to enable, refer to Table 23-5 on page 1398.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 698). To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the SSI signals to the appropriate pins. See page 717 and Table 23-5 on page 1398.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is clear before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- **4.** Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 610) and enable the DMA option(s) in the **SSIDMACTL** register.
- **6.** Enable the SSI by setting the SSE bit in the **SSICR1** register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=0x2, SCR must be 0x9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is clear.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register.

15.5 Register Map

Table 15-2 on page 998 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000SSI1: 0x4000.9000SSI2: 0x4000.A000SSI3: 0x4000.B000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 396). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 15-2. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	1000
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	1002
0x008	SSIDR	R/W	0x0000.0000	SSI Data	1004
0x00C	SSISR	RO	0x0000.0003	SSI Status	1005
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	1007

Table 15-2. SSI Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	1008
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	1009
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	1011
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	1013
0x024	SSIDMACTL	R/W	0x0000.0000	SSI DMA Control	1014
0xFC8	SSICC	R/W	0x0000.0000	SSI Clock Configuration	1015
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	1016
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	1017
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	1018
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	1019
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	1020
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	1021
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	1022
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	1023
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	1024
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	1025
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	1026
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	1027

15.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000


The **SSICR0** register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	SCR	R/W	0x00	SSI Serial Clock Rate
				This bit field is used to generate the transmit and receive bit rate of the SSI. The bit rate is: BR=SysClk/(CPSDVSR * (1 + SCR))
				where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.
7	SPH	R/W	0	SSI Serial Clock Phase
				This bit is only applicable to the Freescale SPI Format.
				The ${\tt SPH}$ control bit selects the clock edge that captures data and allows it to change state. This bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.
				Value Description
				O Data is captured on the first clock edge transition.
				1 Data is captured on the second clock edge transition.
6	SPO	R/W	0	SSI Serial Clock Polarity

Value Description

- 0 A steady state Low value is placed on the SSIC1k pin.
- 1 A steady state High value is placed on the SSIClk pin when data is not being transferred.

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				Value Frame Format 0x0 Freescale SPI Frame Format 0x1 Texas Instruments Synchronous Serial Frame Format 0x2 MICROWIRE Frame Format 0x3 Reserved
3:0	DSS	R/W	0x0	SSI Data Size Select
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data


Register 2: SSI Control 1 (SSICR1), offset 0x004

The SSICR1 register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EOT	R/W	0	End of Transmission
				Value Description
				0 The TXRIS interrupt indicates that the transmit FIFO is half full or less.
				1 The End of Transmit interrupt mode for the TXRIS interrupt is enabled.
3	SOD	R/W	0	SSI Slave Mode Output Disable
				This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.
				Value Description
				0 SSI can drive the SSITx output in Slave mode.
				1 SSI must not drive the SSITx output in Slave mode.
2	MS	R/W	0	SSI Master/Slave Select
				This bit selects Master or Slave mode and can be modified only when the SSI is disabled (${\tt SSE=0}$).

0

1

Value Description

The SSI is configured as a master.

The SSI is configured as a slave.

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Value Description 0 SSI operation is disabled. 1 SSI operation is enabled.
				Note: This bit must be cleared before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode

Value Description

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

The **SSIDR** register is 16-bits wide. When the **SSIDR** register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the **SSIDR** register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.


When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C


The **SSISR** register contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x00C

Type RO, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BSY	RO	0	SSI Busy Bit
				Value Description
				0 The SSI is idle.
				1 The SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty.
3	RFF	RO	0	SSI Receive FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 The receive FIFO is full.
2	RNE	RO	0	SSI Receive FIFO Not Empty
				Value Description
				0 The receive FIFO is empty.
				1 The receive FIFO is not empty.
1	TNF	RO	1	SSI Transmit FIFO Not Full
				Value Description
				0 The transmit FIFO is full.

The transmit FIFO is not full.

Bit/Field	Name	Type	Reset	Description
0	TFE	RO	1	SSI Transmit FIFO Empty
				Value Description
				0 The transmit FIFO is not empty.
				1 The transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

The **SSICPSR** register specifies the division factor which is used to derive the SSIC1k from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + SCR. SCR is programmed in the **SSICR0** register. The frequency of the SSIC1k is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.


SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x010

D:4/E:-14

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0x00	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of ${\tt SSIClk}.$ The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The SSIIM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.

On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.


SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000

SSI3 base: 0x4000.B000

Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXIM	R/W	0	SSI Transmit FIFO Interrupt Mask
				Value Description
				0 The transmit FIFO interrupt is masked.
				1 The transmit FIFO interrupt is not masked.
2	RXIM	R/W	0	SSI Receive FIFO Interrupt Mask
				Value Description
				0 The receive FIFO interrupt is masked.
				1 The receive FIFO interrupt is not masked.
1	RTIM	R/W	0	SSI Receive Time-Out Interrupt Mask
				Value Description
				The receive FIFO time-out interrupt is masked.
				1 The receive FIFO time-out interrupt is not masked.
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				Value Description
				0 The receive FIFO overrun interrupt is masked.
				1 The receive FIFO overrun interrupt is not masked.


Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x018

Type RO, reset 0x0000.0008



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXRIS	RO	1	SSI Transmit FIFO Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 If the EOT bit in the SSICR1 register is clear, the transmit FIFO is half full or less.
				If the ${\tt EOT}$ bit is set, the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.
				This bit is cleared when the transmit FIFO is more than half full (if the ${\tt EOT}$ bit is clear) or when it has any data in it (if the ${\tt EOT}$ bit is set).
2	RXRIS	RO	0	SSI Receive FIFO Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO is half full or more.
				This bit is cleared when the receive FIFO is less than half full.
1	RTRIS	RO	0	SSI Receive Time-Out Raw Interrupt Status
				Value Description

Value Description

0 No interrupt.

The receive time-out has occurred.

This bit is cleared when a 1 is written to the \mathtt{RTIC} bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Туре	Reset	Description
0	RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO has overflowed
				This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.


Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x01C

Type RO, reset 0x0000.0000



et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nan	ne	Ту	ре	Reset	Desci	ription								
	31:4		reser	ved	R	0	0	comp	atibility	with futu	ıre produ	ucts, the				vide nould be	
	3		TXM	IIS	R	0	0				lasked Ir	nterrupt S	Status				
								Value	e Desc	ription							
								0	An in	terrupt h	as not o	ccurred	or is mas	sked.			
								1	being	half full	or less	(if the Ec	T bit is c	ue to the clear) or EOT bit is	due to th		
														nore than		•	
	2		RXM	1IS	R	0	0	SSIR	Receive	FIFO Ma	asked In	terrupt S	Status				
								Value	e Desc	ription							
								0	An in	terrupt h	as not o	ccurred	or is mas	sked.			
								1		nmasked half full		ot was si	gnaled d	ue to the	receive	FIFO	
								This b	oit is cle	ared wh	en the re	eceive F	IFO is le	ss than I	nalf full.		
	1		RTM	IIS	R	0	0	SSIR	Receive	Time-O	ut Maske	ed Interru	upt Statu	s			
								Value	e Desc	ription							
								0	An in	torrunt h	ac not o	courred	or ic mad	skod			

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to the receive time

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Type	Reset	Description
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status
				Value Description
				0 An interrupt has not occurred or is masked.
				An unmasked interrupt was signaled due to the receive FIFO overflowing.
				This bit is cleared when a 1 is written to the RORIC bit in the SSI

This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020


The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x020

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear
				Writing a 1 to this bit clears the RTRIS bit in the SSIRIS register and the RTMIS bit in the SSIMIS register.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear
				Writing a 1 to this bit clears the RORRIS bit in the SSIRIS register and the RORMIS bit in the SSIMIS register.

Register 10: SSI DMA Control (SSIDMACTL), offset 0x024


The **SSIDMACTL** register is the μ DMA control register.

SSI DMA Control (SSIDMACTL)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				0 μDMA for the transmit FIFO is disabled.
				1 μ DMA for the transmit FIFO is enabled.
0	RXDMAE	R/W	0	Receive DMA Enable

Value Description

- 0 μ DMA for the receive FIFO is disabled.
- 1 μDMA for the receive FIFO is enabled.

Register 11: SSI Clock Configuration (SSICC), offset 0xFC8

The **SSICC** register controls the baud clock source for the SSI module.


Note: If the PIOSC is used for the SSI baud clock, the system clock frequency must be at least 16 MHz in Run mode.

SSI Clock Configuration (SSICC)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	SSI Baud Clock Source

The following table specifies the source that generates for the SSI baud clock:

Value Description

0x0 Either the system clock (if the PLL bypass is in effect) or the

PLL output (default).

0x1 PIOSC 0x2 - 0xF Reserved


Register 12: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFD0

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	SSI Peripheral ID Register [7:0]


Register 13: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	SSI Peripheral ID Register [15:8]


Register 14: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	SSI Peripheral ID Register [23:16]


Register 15: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFDC

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	SSI Peripheral ID Register [31:24]


Register 16: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE0

Type RO, reset 0x0000.0022



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x22	SSI Peripheral ID Register [7:0]


Register 17: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	SSI Peripheral ID Register [15:8]


Register 18: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	SSI Peripheral ID Register [23:16]


Register 19: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	SSI Peripheral ID Register [31:24]


Register 20: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	SSI PrimeCell ID Register [7:0]


Register 21: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	SSI PrimeCell ID Register [15:8]


Register 22: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	SSI PrimeCell ID Register [23:16]


Register 23: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCellID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	SSI PrimeCell ID Register [31:24]

16 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM4F232H5BB microcontroller includes providing the ability to interact (both transmit and receive) with other I²C devices on the bus.

The Stellaris[®] LM4F232H5BB controller includes I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Four transmission speeds:
 - Standard (100 Kbps)
 - Fast-mode (400 Kbps)
 - Fast-mode plus (1 Mbps)
 - High-speed mode (3.33 Mbps)
- Clock low timeout interrupt
- Dual slave address capability
- Clock low timeout interrupt
- Dual slave address capability
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

16.1 Block Diagram

Figure 16-1. I²C Block Diagram



16.2 Signal Description

The following table lists the external signals of the I^2C interface and describes the function of each. The I^2C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2COSCL and I2CSDA pins which default to the I^2C function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the I^2C signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) should be set to choose the I^2C function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the I^2C signal to the specified GPIO port pin. Note that the I2CSCL pin should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 16-1. I2C Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C0SCL	E10	PB2 (3)	I/O	OD	I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C0SDA	D13	PB3 (3)	I/O	OD	I ² C module 0 data.
I2C1SCL	M4 K7	PA6 (3) PG4 (3)	I/O	OD	I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C1SDA	N2 L7	PA7 (3) PG5 (3)	I/O	OD	I ² C module 1 data.
I2C2SCL	A5 N8	PE4 (3) PF6 (3)	I/O	OD	I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C2SDA	B5 M8	PE5 (3) PF7 (3)	I/O	OD	I ² C module 2 data.

Table 16	-1. I2C Sig	gnais	(15)/BG	iA)	(COI	ntınu	ea)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C3SCL	B2 L8	PD0 (3) PG0 (3)	I/O	OD	I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C3SDA	B1 K8	PD1 (3) PG1 (3)	I/O	OD	I ² C module 3 data.
I2C4SCL	N7	PG2 (3)	I/O	OD	I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C4SDA	M7	PG3 (3)	I/O	OD	I ² C module 4 data.
I2C5SCL	F4 N4	PB6 (3) PG6 (3)	I/O	OD	I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C5SDA	F3 N3	PB7 (3) PG7 (3)	I/O	OD	I ² C module 5 data.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.3 Functional Description

Each I²C module is comprised of both master and slave functions. For proper operation, the SDA pin must be configured as an open-drain signal. A typical I²C bus configuration is shown in Figure 16-2

See "Inter-Integrated Circuit (I²C) Interface" on page 1427 for I²C timing diagrams.

Figure 16-2. I²C Bus Configuration



16.3.1 I²C Bus Functional Overview


The I^2C bus uses only two signals: SDA and SCL, named <code>I2CSDA</code> and <code>I2CSCL</code> on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 1031) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

16.3.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 16-3.

Figure 16-3. START and STOP Conditions




The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I^2C Master Data (I2CMDR) register. When the I^2C module operates in Master receiver mode, the ACK bit is normally set causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

When operating in slave mode, two bits in the I²C Slave Raw Interrupt Status (I2CSRIS) register indicate detection of start and stop conditions on the bus; while two bits in the I²C Slave Masked Interrupt Status (I2CSMIS) register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

16.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 16-4. After the START condition, a slave address is transmitted. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/\mathbb{S} bit in the **I2CMSA** register). If the \mathbb{R}/\mathbb{S} bit is clear, it indicates a transmit operation (send), and if it is set, it indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/transmit formats are then possible within a single transfer.


Figure 16-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 16-5). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the

master transmits (sends) data to the selected slave, and a one in this position means that the master receives data from the slave.


Figure 16-5. R/S Bit in First Byte



16.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 16-6).

Figure 16-6. Data Validity During Bit Transfer on the I²C Bus



16.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 1032.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

If the slave is required to provide a manual ACK or NACK, the I²C Slave ACK Control (I2CSACKCTL) register allows the slave to NACK for invalid data or command or ACK for valid data or command. When this operation is enabled, the I²C clock is pulled low after the last data bit until this register is written with the indicated response.

16.3.1.5 Clock Low Timeout

The I²C slave can extend the transaction by pulling the clock low periodically to create a slow bit transfer rate. The I²C module has a 12-bit programmable counter that is used to track how long the clock has been held low. The upper 8 bits of the count value are software programmable through the I²C Master Clock Low Timeout Count (I2CMCLKOCNT) register. The master can program this register with a count value that is acceptable to wait for the transaction to delay. The count is loaded at the START condition and counts down on every system clock edge. When the terminal

count is reached, the I²C master can force a STOP condition on the bus the next time the slave releases the clock and abort the transaction.

The CLKRIS bit in the I^2C Master Raw Interrupt Status (I2CMRIS) register is set when the clock timeout period is reached, allowing the master to start corrective action to resolve the remote slave state. In addition, the CLKTO bit in the I^2C Master Control/Status (I2CMCS) register is set; this bit is cleared when a STOP condition is sent or during the I^2C master reset.. The status of the raw SDA and SCL signals are readable by software through the SDA and SCL bits in the I^2C Master Bus Monitor (I2CMBMON) register to help determine the state of the remote slave.

If the slave holds the clock low continuously, the only solution is to interrupt the processor using the CLKRIS bit and resolve the condition at higher protocol levels by resetting both the master and the remote slave.

16.3.1.6 **Dual Address**

The I²C interface supports dual address capability for the slave. The additional programmable address is provided and can be matched if enabled. In legacy mode with dual address disabled, the I²C slave provides an ACK on the bus if the address matches the OAR field in the I2CSOAR register. In dual address mode, the I²C slave provides an ACK on the bus if either the OAR field in the I2CSOAR register or the OAR2 field in the I2CSOAR2 register is matched. The enable for dual address is programmable through the OAR2EN bit in the I2CSOAR2 register. The legacy address has always higher priority and to avoid confusion, and there is no disable on the legacy address.

The OAR2SEL bit in the **I2CSCSR** register indicates if the address that was ACKed is the alternate address or not. When this bit is clear, it indicates either legacy operation or no address match.

16.3.1.7 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) switches off its data output stage and retires until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

16.3.2 Available Speed Modes

The I²C bus can run in Standard mode (100 kbps), Fast mode (400 kbps), Fast mode plus (1 Mbps) or High-Speed mode (3.33 Mbps). The selected mode should match the speed of the other I²C devices on the bus.

16.3.2.1 Standard and Fast Modes

Standard and Fast modes are selected using a value in the I²C Master Timer Period (I2CMTPR) register that results in an SCL frequency of 100 kbps for Standard mode, 400 kbps for Fast mode, or 1 Mbps for Fast mode plus.

The I^2C clock rate is determined by the parameters CLK_PRD , $TIMER_PRD$, SCL_LP , and SCL_HP where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

```
SCL_HP is the high phase of SCL (fixed at 4)
```

TIMER_PRD is the programmed value in the **I2CMTPR** register (see page 1053).

The I²C clock period is calculated as follows:

```
SCL_PERIOD = 2 × (1 + TIMER_PRD) × (SCL_LP + SCL_HP) × CLK_PRD
For example:
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

```
1/SCL\_PERIOD = 333 \text{ Khz}
```

Table 16-2 gives examples of the timer periods that should be used to generate Standard, Fast mode, and Fast mode plus SCL frequencies based on various system clock frequencies.

Table 16-2. Examples of I²C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode	Timer Period	Fast Mode Plus
4 MHz	0x01	100 Kbps	-	-	-	-
6 MHz	0x02	100 Kbps	-	-	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps	-	-
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps	-	-
20 MHz	0x09	100 Kbps	0x02	333 Kbps	-	-
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps	-	-
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps	-	-
40 MHz	0x13	100 Kbps	0x04	400 Kbps	0x01	1000 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps	0x02	833 Kbps
80 MHz	0x27	100 Kbps	0x09	400 Kbps	0x03	1000 Kbps

16.3.2.2 High-Speed Mode

High-Speed mode is configured by setting the ${\tt HS}$ bit in the **I**²**C Master Control/Status (I2CMCS)** register. High-Speed mode transmits data at a high bit rate with a 66.6%/33.3% duty cycle, but communication and arbitration are done at Standard, Fast mode, or Fast-mode plus speed, depending on which is selected by the user. When the ${\tt HS}$ bit in the **I2CMCS** register is set, current mode pull-ups are enabled.

The clock period can be selected using the equation above, but in this case, SCL_LP=2 and SCL_HP=1. So for example:

```
CLK_PRD = 25 ns
TIMER_PRD = 1
SCL_LP=2
SCL_HP=1
```

yields a SCL frequency of:

1/T = 3.33 Mhz

Table 16-3 on page 1035 gives examples of timer period and system clock in High-Speed mode.

Table 16-3. Examples of I²C Master Timer Period in High-Speed Mode

System Clock	Timer Period	Transmission Mode
40 MHz	0x01	3.33 Mbps
50 MHz	0x02	2.77 Mbps
80 MHz	0x03	3.33 Mbps

16.3.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master arbitration lost
- Master transaction error
- Master bus timeout
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I²C master and I²C slave modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

16.3.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I^2C master interrupt, software must set the IM bit in the I^2C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the I^2C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I^2C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I^2C Master Raw Interrupt Status (I2CMRIS) register.

16.3.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by setting the DATAIM bit in the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave

Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by setting the DATAIC bit in the I^2C Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by setting the STARTIM and STOPIM bits of the I²C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

16.3.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

16.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

16.3.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.




Figure 16-7. Master Single TRANSMIT




Figure 16-8. Master Single RECEIVE




Figure 16-9. Master TRANSMIT with Repeated START




Figure 16-10. Master RECEIVE with Repeated START




Figure 16-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START




Figure 16-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START

16.3.5.2 I²C Slave Command Sequences

Figure 16-13 on page 1043 presents the command sequence available for the I²C slave.




Figure 16-13. Slave Command Sequence

16.4 Initialization and Configuration

The following example shows how to configure the I^2C module to transmit a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock using the **RCGCI2C** register in the System Control module (see page 398).
- 2. Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register in the System Control module (see page 389). To find out which GPIO port to enable, refer to Table 23-5 on page 1398.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register (see page 698). To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Enable the I²C pins for Open Drain operation. See page 704.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I²C signals to the appropriate pins. See page 717 and Table 23-5 on page 1398.
- **6.** Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x0000.0010.

7. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
TPR = (20MHz/(2*(6+4)*100000))-1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 8. Specify the slave address of the master and that the next operation is a Transmit by writing the I2CMSA register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- **9.** Place data (byte) to be transmitted in the data register by writing the **I2CMDR** register with the desired data.
- **10.** Initiate a single byte transmit of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 11. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.
- 12. Check the ERROR bit in the I2CMCS register to confirm the transmit was acknowledged.

16.5 Register Map

Table 16-4 on page 1044 lists the I²C registers. All addresses given are relative to the I²C base address:

■ I²C 0: 0x4002.0000

■ I²C 1: 0x4002.1000

■ I²C 2: 0x4002.2000

■ I²C 3: 0x4002.3000

■ I²C 4: 0x400C.0000

■ I²C 5: 0x400C.1000

Note that the I²C module clock must be enabled before the registers can be programmed (see page 398). There must be a delay of 3 system clocks after the I²C module clock is enabled before any I²C module registers are accessed.

The hw_i2c.h file in the StellarisWare[®] Driver Library uses a base address of 0x800 for the I²C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

Table 16-4. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Master					
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	1046
0x004	I2CMCS	R/W	0x0000.0020	I2C Master Control/Status	1047
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	1052

Table 16-4. Inter-Integrated Circuit (I²C) Interface Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	1053
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	1054
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	1055
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	1056
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	1057
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	1058
0x024	I2CMCLKOCNT	R/W	0x0000.0000	I2C Master Clock Low Timeout Count	1059
0x02C	I2CMBMON	RO	0x0000.0000	I2C Master Bus Monitor	1060
I ² C Slave					<u>'</u>
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	1061
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	1062
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	1064
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	1065
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	1066
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	1067
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	1068
0x81C	I2CSOAR2	R/W	0x0000.0000	I2C Slave Own Address 2	1069
0x820	I2CSACKCTL	R/W	0x0000.0000	I2C Slave ACK Control	1070
I ² C Status	s and Control	1		1	I
0xFC0	I2CPP	RO	0x0000.0001	I2C Peripheral Properties	1071
0xFC4	I2CPC	RO	0x0000.0000	I2C Peripheral Configuration	1072

16.6 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset.


Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low).

I2C Master Slave Address (I2CMSA)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0x00	I ² C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send The R /S bit specifies if the next operation is a Receive (High) or Transmit

(Low).

Value Description

0 Transmit

1 Receive

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the I^2C bus controller. When written, the control register configures the I^2C controller operation.

The START bit generates the START or REPEATED START condition. The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and this register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit is normally set, causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x004 Type RO, reset 0x0000.0020

30 29 28 26 25 24 22 21 20 19 16 RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 2 15 13 12 10 8 6 5 3 0 14 CLKTO ARBLS1 DATACK ADRACI ERROR BUSBS IDLE BUSY reserved RO Type 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	CLKTO	RO	0	Clock Timeout Error

Value Description

- 0 No clock timeout error.
- 1 The clock timeout error has occurred.

This bit is cleared when the master sends a STOP condition or if the I^2C master is reset.

Bit/Field	Name	Туре	Reset	Description
6	BUSBSY	RO	0	Bus Busy
				Value Description The I ² C bus is idle. The I ² C bus is busy. The bit changes based on the START and STOP conditions.
5	IDLE	RO	1	I ² C Idle
				Value Description The I ² C controller is not idle. The I ² C controller is idle.
4	ARBLST	RO	0	Arbitration Lost
				 Value Description The I²C controller won arbitration. The I²C controller lost arbitration.
3	DATACK	RO	0	Acknowledge Data
				Value Description The transmitted data was acknowledged The transmitted data was not acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				Value Description The transmitted address was acknowledged The transmitted address was not acknowledged.
1	ERROR	RO	0	Error
				Value Description No error was detected on the last operation. An error occurred on the last operation. The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	Value Description The controller is idle. The controller is busy. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 2 base: 0x4002.3000 I2C 3 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x004

Offset 0x004 Type WO, reset 0x0000.0020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					· · · · · · · · · · · · · · · · · · ·	reserved) 			HS	ACK	STOP	START	RUN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	HS	WO	0	High-Speed Enable
				Value Description
				The master operates in Standard, Fast mode, or Fast mode plus as selected by using a value in the I2CMTPR register that results in an SCL frequency of 100 kbps for Standard mode, 400 kbps for Fast mode, or 1 Mpbs for Fast mode plus.
				1 The master operates in High-Speed mode with transmission speeds up to 3.33 Mbps.
3	ACK	WO	0	Data Acknowledge Enable
				Value Description
				The received data byte is not acknowledged automatically by the master.
				1 The received data byte is acknowledged automatically by the master. See field decoding in Table 16-5 on page 1050.
2	STOP	WO	0	Generate STOP

Value Description

- 0 The controller does not generate the STOP condition.
- The controller generates the STOP condition. See field decoding in Table 16-5 on page 1050.

Bit/Field	Name	Type	Reset	Description
1	START	WO	0	Generate START
				Value Description
				0 The controller does not generate the START condition.
				1 The controller generates the START or repeated START condition. See field decoding in Table 16-5 on page 1050.
0	RUN	WO	0	I ² C Master Enable

Value Description

- 0 The master is disabled.
- 1 The master is enabled to transmit or receive data. See field decoding in Table 16-5 on page 1050.

Table 16-5. Write Field Decoding for I2CMCS[3:0] Field

Current	I2CMSA[0]		I2CMC	S[3:0]		Description			
State	R/S	ACK	STOP	START	RUN	Description			
	0	X ^a	0	1	1	START condition followed by TRANSMIT (master goes to the Master Transmit state).			
	0	Х	1	1	1	START condition followed by a TRANSMIT and STOP condition (master remains in Idle state).			
1-11-	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).			
Idle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).			
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).			
	1	1	1	1	1	Illegal			
	All other co	mbinations	s not listed	are non-op	erations.	NOP			
	Х	Х	0	0	1	TRANSMIT operation (master remains in Master Transmit state).			
	Х	Х	1	0	0	STOP condition (master goes to Idle state).			
	Х	Х	1	0	1	TRANSMIT followed by STOP condition (master goes to Idle state).			
	0	Х	0	1	1	Repeated START condition followed by a TRANSMIT (master remains in Master Transmit state).			
Master	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).			
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).			
	1	0	1	1	1	Repeated START condition followed by a TRANSMIT and STOP condition (master goes to Idle state).			
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).			
	1	1	1	1	1	Illegal.			
	All other co	mbinations	s not listed	are non-op	erations.	NOP.			

Table 16-5. Write Field Decoding for I2CMCS[3:0] Field (continued)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description	
State	R/S	ACK STOP START RUN		RUN	- Description		
	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).	
	Х	Х	1	0	0	STOP condition (master goes to Idle state).b	
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).	
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).	
	X	1	1	0	1	Illegal.	
Master Receive	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).	
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).	
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).	
	0	Х	0	1	1	Repeated START condition followed by TRANSMIT (master goes to Master Transmit state).	
	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).	
	All other co	mbinations	s not listed	are non-op	erations.	NOP.	

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.


I2C Master Data (I2CMDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000

I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data Transferred

Data transferred during transaction.


Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x00C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	HS	R/W	0x0	High-Speed Enable
				Value Description
				1 The SCL Clock Period set by TPR applies to High-speed mode (3.33 Mbps).
				The SCL Clock Period set by TPR applies to Standard mode (100 Kbps), Fast-mode (400 Kbps), or Fast-mode plus (1 Mbps).
6:0	TPR	R/W	0x1	SCL Clock Period

This field specifies the period of the SCL clock.

 $SCL_PRD = 2 \times (1 + TPR) \times (SCL_LP + SCL_HP) \times CLK_PRD$

where:

SCL_PRD is the SCL line period (I²C clock).

 ${\tt TPR}$ is the Timer Period register value (range of 1 to 127).

SCL_LP is the SCL Low period (fixed at 6).

SCL_HP is the SCL High period (fixed at 4).

 $\mathit{CLK}_\mathit{PRD}$ is the system clock period in ns.

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010


This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKIM	R/W	0	Clock Timeout Interrupt Mask
				Value Description
				The clock timeout interrupt is sent to the interrupt controller when the CLKRIS bit in the I2CMRIS register is set.
				O The CLKRIS interrupt is suppressed and not sent to the interrupt controller.
0	IM	R/W	0	Interrupt Mask

Value Description

- The master interrupt is sent to the interrupt controller when the RIS bit in the I2CMRIS register is set.
- 0 The ${\tt RIS}$ interrupt is suppressed and not sent to the interrupt controller.


Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKRIS	RO	0	Clock Timeout Raw Interrupt Status
				Value Description 1 The clock timeout interrupt is pending.
				0 No interrupt.
				This bit is cleared by writing a 1 to the ${\tt CLKIC}$ bit in the <code>I2CMICR</code> register.
0	RIS	RO	0	Raw Interrupt Status

Value Description

1 A master interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the ${\tt IC}$ bit in the <code>I2CMICR</code> register.


Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKMIS	RO	0	Clock Timeout Masked Interrupt Status
				Value Description
				An unmasked clock timeout interrupt was signaled and is pending.
				0 No interrupt.
				This bit is cleared by writing a 1 to the CLKIC bit in the I2CMICR register.
0	MIS	RO	0	Masked Interrupt Status

Value Description

- 1 An unmasked master interrupt was signaled and is pending.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt IC}$ bit in the ${\tt I2CMICR}$ register.


Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw and masked interrupts.

I2C Master Interrupt Clear (I2CMICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x01C

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKIC	WO	0	Clock Timeout Interrupt Clear
				Writing a 1 to this bit clears the CLKRIS bit in the I2CMRIS register and the CLKMIS bit in the I2CMMIS register.
				A read of this register returns no meaningful data.
0	IC	WO	0	Interrupt Clear

Writing a 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.

A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020


This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SFE	R/W	0	I ² C Slave Function Enable
				Value Description
				1 Slave mode is enabled.
				0 Slave mode is disabled.
4	MFE	R/W	0	I ² C Master Function Enable
				Value Description
				1 Master mode is enabled.
				0 Master mode is disabled.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LPBK	R/W	0	I ² C Loopback

Value Description

- The controller in a test mode loopback configuration.
- 0 Normal operation.

Register 10: I²C Master Clock Low Timeout Count (I2CMCLKOCNT), offset 0x024


This register contains the upper 8 bits of a 12-bit counter that can be used to keep the timeout limit for clock stretching by a remote slave. The lower four bits of the counter are not user visible.

I2C Master Clock Low Timeout Count (I2CMCLKOCNT)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CNTL	R/W	0	I ² C Master Count

This field contains the upper 8 bits of a 12-bit counter for the clock low timeout count.

Register 11: I²C Master Bus Monitor (I2CMBMON), offset 0x02C

This register is used to determine the SCL and SDA signal status.

I2C Master Bus Monitor (I2CMBMON)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x02C Type RO, reset 0x0000.0000

30 28 22 19 17 16 27 18 reserved Type RO Reset 0

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1			rese	rved							SDA	SCL
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	SDA	RO	0	I ² C SDA Status
				Value Description
				1 The I2CSDA signal is high.
				0 The I2CSDA signal is low.
0	SCL	RO	0	I ² C SCL Status
				Value Description

Value Description

- 1 The I2CSCL signal is high.
- 0 The I2CSCL signal is low.

16.7 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset.


Register 12: I²C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris I²C device on the I²C bus.

I2C Slave Own Address (I2CSOAR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x800

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	OAR	R/W	0x00	I ² C Slave Own Address

This field specifies bits A6 through A0 of the slave address.

Register 13: I²C Slave Control/Status (I2CSCSR), offset 0x804


This register functions as a control register when written, and a status register when read.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x804

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OAR2SEL	RO	0	OAR2 Address Matched
				Value Description
				1 OAR2 address matched and ACKed by the slave.
				Either the address is not matched or the match is in legacy mode.
				This bit gets reevaluated after every address comparison.
2	FBR	RO	0	First Byte Received
				Value Description

- 1 The first byte following the slave's own address has been received.
- 0 The first byte has not been received.

This bit is only valid when the RREQ bit is set and is automatically cleared when data has been read from the I2CSDR register.

Note: This bit is not used for slave transmit operations.

Bit/Field	Name	Type	Reset	Description
1	TREQ	RO	0	Transmit Request
				Value Description
				1 The I ² C controller has been addressed as a slave transmitter and is using clock stretching to delay the master until data has been written to the I2CSDR register.
				0 No outstanding transmit request.
0	RREQ	RO	0	Receive Request
				Value Description

- The I²C controller has outstanding receive data from the I²C master and is using clock stretching to delay the master until the data has been read from the I2CSDR register.
- 0 No outstanding receive data.


Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x804

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.

Once this bit has been set, it should not be set again unless it has been cleared by writing a 0 or by a reset, otherwise transfer failures may occur.

Register 14: I²C Slave Data (I2CSDR), offset 0x808

Important: This register is read-sensitive. See the register description for details.


This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x808

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data for Transfer

This field contains the data for transfer during a slave receive or transmit operation.

Register 15: I²C Slave Interrupt Mask (I2CSIMR), offset 0x80C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x80C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					reserved							STOPIM	STARTIM	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIM	R/W	0	Stop Condition Interrupt Mask
				Value Description
				1 The STOP condition interrupt is sent to the interrupt controller when the STOPRIS bit in the I2CSRIS register is set.
				O The STOPRIS interrupt is suppressed and not sent to the interrupt controller.
1	STARTIM	R/W	0	Start Condition Interrupt Mask
				Value Description
				1 The START condition interrupt is sent to the interrupt controller when the STARTRIS bit in the I2CSRIS register is set.
				O The STARTRIS interrupt is suppressed and not sent to the interrupt controller.
0	DATAIM	R/W	0	Data Interrupt Mask

Value Description

- The data received or data requested interrupt is sent to the interrupt controller when the DATARIS bit in the I2CSRIS register is set.
- 0 The ${\tt DATARIS}$ interrupt is suppressed and not sent to the interrupt controller.

Register 16: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x810

Type RO, reset 0x0000.0000 31 30 29

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					reserved							STOPRIS	STARTRIS	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPRIS	RO	0	Stop Condition Raw Interrupt Status Value Description 1 A STOP condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.
1	STARTRIS	RO	0	Start Condition Raw Interrupt Status Value Description 1 A START condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATARIS	RO	0	Data Raw Interrupt Status Value Description 1 A data received or data requested interrupt is pending. 0 No interrupt.

register.

This bit is cleared by writing a 1 to the DATAIC bit in the I2CSICR


Register 17: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x814

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPMIS	RO	0	Stop Condition Masked Interrupt Status
				Value Description
				1 An unmasked STOP condition interrupt was signaled is pending.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.
1	STARTMIS	RO	0	Start Condition Masked Interrupt Status
				Value Description
				 An unmasked START condition interrupt was signaled is pending.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATAMIS	RO	0	Data Masked Interrupt Status
				Value Description
				An unmasked data received or data requested interrunt was

- 1 An unmasked data received or data requested interrupt was signaled is pending.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt DATAIC}$ bit in the ${\tt I2CSICR}$ register.


Register 18: I²C Slave Interrupt Clear (I2CSICR), offset 0x818

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C Slave Interrupt Clear (I2CSICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x818

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIC	WO	0	Stop Condition Interrupt Clear
				Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
				A read of this register returns no meaningful data.
1	STARTIC	WO	0	Start Condition Interrupt Clear
				Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
				A read of this register returns no meaningful data.
0	DATAIC	WO	0	Data Interrupt Clear
				Writing a 1 to this hit clears the GEODDIG hit in the I2CSDIS register

Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.

A read of this register returns no meaningful data.

Register 19: I²C Slave Own Address 2 (I2CSOAR2), offset 0x81C


This register consists of seven address bits that identify the alternate address for the I^2C device on the I^2C bus.

I2C Slave Own Address 2 (I2CSOAR2)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x81C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	OAR2EN	R/W	0	I ² C Slave Own Address 2 Enable
				Value Description 1 Enables the use of the alternate address in the OAR2 field. O The alternate address is disabled.
6:0	OAR2	R/W	0x00	I ² C Slave Own Address 2 This field specifies the alternate OAR2 address.

Register 20: I²C Slave ACK Control (I2CSACKCTL), offset 0x820

This register enables the I²C slave to NACK for invalid data or command or ACK for valid data or command. The I²C clock is pulled low after the last data bit until this register is written.




I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000

I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x820

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	ACKOVAL	R/W	0	I ² C Slave ACK Override Value Value Description
				A NACK is sent indicating invalid data or command.
				O An ACK is sent indicating valid data or command.
0	ACKOEN	R/W	0	I ² C Slave ACK Override Enable

Value Description

- 1 An ACK or NACK is sent according to the value written to the ACKOVAL bit.
- 0 A response in not provided.

16.8 Register Descriptions (I²C Status and Control)


The remainder of this section lists and describes the I²C status and control registers, in numerical order by address offset.

Register 21: I²C Peripheral Properties (I2CPP), offset 0xFC0

The **I2CPP** register provides information regarding the properties of the I²C module.

I2C Peripheral Properties (I2CPP)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0xFC0 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	HS	RO	0x1	High-Speed Capable

Value Description

- 1 The interface is capable of High-Speed operation.
- O The interface is capable of Standard, Fast, or Fast mode plus operation.

Register 22: I²C Peripheral Configuration (I2CPC), offset 0xFC4

The **I2CPC** register provides information regarding the configuration of the I²C module.

I2C Peripheral Configuration (I2CPC)

0

Name

0

0


Tyne

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0xFC4

Type Reset

0

Rit/Field



0

0

Reset

0

Divi icia	Name	Турс	reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	HS	RO	1	High-Speed Capable

Value Description

0

Description

0

1 The interface is set to High-Speed operation. Note that this encoding may only be used if the I2CPP HS bit is set. Otherwise, this encoding is not available.

0

The interface is set to Standard, Fast or Fast mode plus operation.

17 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris[®] LM4F232H5BB microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

17.1 Block Diagram

Figure 17-1. CAN Controller Block Diagram



17.2 Signal Description

The following table lists the external signals of the CAN controller and describes the function of each. The CAN controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the CAN signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) should be set to choose the CAN controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the CAN signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 17-1. Controller Area Network Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CANORX	B6 A5 M9 A8	PB4 (8) PE4 (8) PF0 (3) PN0 (1)	I	TTL	CAN module 0 receive.
CANOTX	A6 B5 K10 B8	PB5 (8) PE5 (8) PF3 (3) PN1 (1)	0	TTL	CAN module 0 transmit.
CAN1Rx	L3 A7	PA0 (8) PE6 (8)	I	TTL	CAN module 1 receive.
CAN1Tx	M1 B7	PA1 (8) PE7 (8)	0	TTL	CAN module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

17.3 Functional Description

The Stellaris CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 17-2.




Figure 17-2. CAN Data/Remote Frame

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These memory blocks are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris memory map, so the Stellaris CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. The message object memory cannot be directly accessed, so these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

17.3.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 293). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (see page 300). To find out which GPIO port to enable, refer to Table 23-4 on page 1387. Set the GPIO AFSEL bits for the appropriate pins (see page 698). Configure the PMCn fields in the **GPIOPCTL** register to assign the CAN signals to the appropriate pins. See page 717 and Table 23-5 on page 1398.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the CANIFnARB2 register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

17.3.2 Operation

Two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**) are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (**CANIFnCRQ**) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2** (**CANIFnMSKn**) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. Message objects can be used for one-time data transfers or can be permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the CAN IFn Message Control (CANIFnMCTL) register. A matching received remote frame causes the TXRQST bit to be set, and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. A remote frame can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, CANIFnMSKn, configure which groups of frames are identified as remote frame requests. The UMASK bit in the CANIFnMCTL register enables the MSK bits in the CANIFnMSKn register to filter which frames are identified as a remote frame request. The MXTD bit in the CANIFnMSK2 register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

17.3.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if a data transfer is not occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the CANNWDAn register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the CANTXRQn register is cleared. If the CAN controller is configured to interrupt on a successful transmission of a message object, (the TXIE bit in the CAN IFn Message Control (CANIFnMCTL) register is set), the INTPND bit in the CANIFnMCTL register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

17.3.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
 - Set the WRNRD bit to specify a write to the **CANIFnCMASK** register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the **CAN IFn** registers using the MASK bit
 - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
 - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
 - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
 - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
 - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the CANIFnMSK1 register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also

- note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFnMCTL** register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the **CANIFnARB1** register and configure ID[12:2] in the **CANIFnARB2** register for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- **6.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission
 - Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission
 - Set the EOB bit for a single message object
 - Configure the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) registers. Byte 0 of the CAN data frame is stored in DATA [7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- 9. When everything is properly configured, set the TXRQST bit in the CANIFnMCTL register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the CANIFnMCTL register can also start message transmission if a matching remote frame has been received.

17.3.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXRQST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFnMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFnMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

17.3.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

17.3.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFnMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFnMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt on successful reception of a frame, the RXIE bit of the CANIFnMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

17.3.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

Table 17-2. Message Object Configurations

Configuration in CANIFnMCTL	Description
CANIFnARB2 register	At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible.
CANIFnARB2 register	At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and nothing indicates that the remote frame ever happened.
■ RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) ■ UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering)	At the reception of a matching remote frame, the <code>TXRQST</code> bit of this message object is cleared. The arbitration and control field (<code>ID+XTD+RMTEN+DLC</code>) from the shift register is stored into the message object in the message RAM, and the <code>NEWDAT</code> bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This mode is useful for a remote data request from another CAN device for which the Stellaris controller does not have readily available data. The software must fill the data and answer the frame manually.

17.3.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus. As a result, if message object 1 and message object 2 both have valid messages to be transmitted, message object 1 is always transmitted first regardless of the message identifier in the message object itself.

17.3.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the **CAN IFn Command Mask (CANIFnCMASK)** register as described in the "Configuring a Transmit Message Object" on page 1078 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 1078 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and

DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFNMCTL** register.

- 4. Program the CANIFNARB1 and CANIFNARB2 registers as described in the "Configuring a Transmit Message Object" on page 1078 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- **5.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
 - Clear the RMTEN bit to leave the TXRQST bit unchanged
 - Set the EOB bit for a single message object
 - Configure the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

6. Program the number of the message object to be received in the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFNMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFNMCTL** register enables the MSK bits in the **CANIFNMSKn** register to filter which frames are received. The MXTD bit in the **CANIFNMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

17.3.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

17.3.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 1081). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

17.3.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. Until all of the preceding message objects have been released by clearing the NEWDAT bit, all further messages for this FIFO buffer are written into the last message object of the FIFO buffer and therefore overwrite previous messages.

17.3.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. When reading from the FIFO buffer, the user should be aware that a new received message could be placed in the location of any message object for which the NEWDAT bit of the **CANIFnMCTL** register is clear. As a result, the order of the received messages in the FIFO is not guaranteed. Figure 17-3 on page 1084 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 17-3. Message Objects in a FIFO Buffer

17.3.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest

priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then an interrupt is pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the interrupt controller is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt is not indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

The source of an interrupt can be determined in two ways during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFTCMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

17.3.13 Test Mode

A Test Mode is provided which allows various diagnostics to be performed. Test Mode is entered by setting the <code>TEST</code> bit in the <code>CANCTL</code> register. Once in Test Mode, the <code>TX[1:0]</code>, <code>LBACK</code>, <code>SILENT</code> and <code>BASIC</code> bits in the <code>CAN Test</code> (<code>CANTST</code>) register can be used to put the <code>CAN</code> controller into the various diagnostic modes. The <code>RX</code> bit in the <code>CANTST</code> register allows monitoring of the <code>CANNRX</code> signal. All <code>CANTST</code> register functions are disabled when the <code>TEST</code> bit is cleared.

17.3.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

17.3.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

17.3.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

17.3.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register are stored in the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the **CANIF2CRQ** register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

17.3.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value
- CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the $\mathtt{TX}[1:0]$ field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. $\mathtt{TX}[1:0]$ must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

17.3.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

17.3.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 17-4 on page 1088): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 17-3 on page 1088). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's input clock ($f_{\rm SYS}$) and the Baud Rate Prescaler (BRP):

 $t_{c} = BRP / fsys$

The fsys input clock is the system clock frequency as configured by the **RCC** or **RCC2** registers (see page 280 or page 289).

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 17-4. CAN Bit Time




Table 17-3. CAN Protocol Ranges^a

Parameter	Range	Remark
BRP	[1 64]	Defines the length of the time quantum $\rm t_q$. The CANBRPE register can be used to extend the range to 1024.
Sync	1 t _q	Fixed length, synchronization of bus input to system clock
Prop	[1 8] t _q	Compensates for the physical delay times
Phase1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase2	[1 8] t _q	May be shortened temporarily by synchronization
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 17-4 shows the relationship between the **CANBIT** register values and the parameters.

Table 17-4. CANBIT Register Values

CANBIT Register Field	Setting
TSEG2	Phase2 - 1
TSEG1	Prop + Phase1 - 1
SJW	SJW - 1
BRP	BRP

Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3]
$$\times$$
 t_q

or (functional values):

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time

unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

17.3.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of t_{α}).

Sync is 1 t_q long (fixed), which leaves (bit time - Prop - 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] t_n.

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$
 where:

- df = Maximum tolerance of oscillator frequency
- fosc = ActuaLoscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$\times \times \leq \leq \leq (\leq + \times \times)$$

$$df (\leq \frac{(Phase_seg1, Phase_seg2) \min}{2 \times (13 \times tbit - Phase_seg2)}$$

$$df \max = 2 \times 2 \times f \times f = m$$

where:

- Phase1 and Phase2 are from Table 17-3 on page 1088
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

17.3.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
bit time = 1 \mus = n * t<sub>q</sub> = 5 * t<sub>q</sub>
t_{\alpha} = 200 \text{ ns}
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 200E-9 * 25E6 = 5
tSync = 1 * t_q = 200 ns
                                           \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 400 ns = 2 * t_{\alpha}
                                           \\400 is next integer multiple of t_{\alpha}
bit time = tSync + tTSeg1 + tTSeg2 = 5 * t_q
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (5 * t_q) - (1 * t_q) - (2 * t_q)
tPhase 1 + tPhase2 = 2 * t_{\alpha}
tPhase1 = 1 * t_{\alpha}
tPhase2 = 1 * t_{g}
                                           \tPhase2 = tPhase1
```

In the above example, the bit field values for the **CANBIT** register are:

TSEG2	= TSeg2 -1
	= 1-1
	= 0
TSEG1	= TSeg1 -1
	= 3-1
	= 2
SJW	= SJW -1
	= 1-1
	= 0
BRP	= Baud rate prescaler - 1
	= 5-1
	=4

The final value programmed into the **CANBIT** register = 0x0204.

17.3.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
bit time = 10 \mus = n * t<sub>q</sub> = 10 * t<sub>q</sub>
t_q = 1 \mu s
t<sub>q</sub> = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 1E-6 * 50E6 = 50
tSync = 1 * t_q = 1 \mu s
                                          \\fixed at 1 time quanta
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 \mus = 1 * t<sub>q</sub>
                                          \label{eq:lambda} 1 \mu s is next integer multiple of t_{q}
bit time = tSync + tTSeg1 + tTSeg2 = 10 * t_q
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (10 * t_q) - (1 * t_q) - (1 * t_q)
tPhase 1 + tPhase 2 = 8 * t_{q}
tPhase1 = 4 * t_{q}
tPhase2 = 4 * t_{g}
                                          \\tPhase1 = tPhase2
```

TSEG2	= TSeg2 -1
	= 4-1
	= 3
TSEG1	= TSeg1 -1
	= 5-1
	= 4
SJW	= SJW -1
	= 4-1
	= 3
BRP	= Baud rate prescaler - 1
	= 50-1
	=49

The final value programmed into the **CANBIT** register = 0x34F1.

17.4 Register Map

Table 17-5 on page 1092 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000CAN1: 0x4004.1000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 401). There must be a delay of 3 system clocks after the CAN module clock is enabled before any CAN module registers are accessed.

Table 17-5. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	1095
0x004	CANSTS	R/W	0x0000.0000	CAN Status	1097
800x0	CANERR	RO	0x0000.0000	CAN Error Counter	1100
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	1101
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	1102
0x014	CANTST	R/W	0x0000.0000	CAN Test	1103
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescaler Extension	1105
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	1106

Table 17-5. CAN Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	1107
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	1110
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	1111
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	1113
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	1114
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	1116
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	1119
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	1119
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	1119
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	1119
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	1106
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	1107
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	1110
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	1111
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	1113
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	1114
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	1116
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	1119
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	1119
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	1119
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	1119
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	1120
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	1120
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	1121
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	1121
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	1122
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	1122
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	1123
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	1123

17.5 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in

the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.


During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Control (CANCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x000

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description					
31:8	reserved	RO	0x0000.00	compatibili	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
7	TEST	R/W	0	Test Mode	Enable				
				Value	Description				
				0	The CAN controller is operating normally.				
				1	The CAN controller is in test mode.				
6	CCE	R/W	0	Configurat	ion Change Enable				
				Value	Description				
				0	Write accesses to the CANBIT register are not allowed.				
				1	Write accesses to the CANBIT register are allowed if the INIT bit is 1.				
5	DAR	R/W	0	Disable Au	utomatic-Retransmission				
				Value	Description				
				0	Auto-retransmission of disturbed messages is enabled.				
				1	Auto-retransmission is disabled.				

Bit/Field	Name	Туре	Reset	Descripti	on
4	reserved	RO	0	compatib	should not rely on the value of a reserved bit. To provide oility with future products, the value of a reserved bit should be d across a read-modify-write operation.
3	EIE	R/W	0	Error Inte	errupt Enable
				Value	Description
				0	No error status interrupt is generated.
				1	A change in the BOFF or EWARN bits in the CANSTS register generates an interrupt.
2	SIE	R/W	0	Status In	terrupt Enable
				Value	Description
				0	No status interrupt is generated.
				1	An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Inte	errupt Enable
				Value	Description
				0	Interrupts disabled.
				1	Interrupts enabled.
0	INIT	R/W	1	Initializat	ion
				Value	Description
				0	Normal operation.
				1	Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 0x7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits, and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved										•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved						BOFF	EWARN	EPASS	RXOK	TXOK		LEC	'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description	1		
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.			
7	BOFF	RO	0	Bus-Off Sta	atus		
				Value	Description		
				0	The CAN controller is not in bus-off state.		
				1	The CAN controller is in bus-off state.		
6	EWARN	RO	0	Warning St	ratus		
				Value	Description		
				0	Both error counters are below the error warning limit of 96.		
				1	At least one of the error counters has reached the error warning limit of 96.		

Bit/Field	Name	Туре	Reset	Description			
5	EPASS	RO	0	Error Passive			
				Value	Description		
				0	The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.		
				1	The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.		
4	RXOK	R/W	0	Received	a Message Successfully		
				Value	Description		
				0	Since this bit was last cleared, no message has been successfully received.		
				1	Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering.		
				This bit m	ust be cleared by writing a 0 to it.		
3	TXOK	R/W	0	Transmitte	ed a Message Successfully		
				Value	Description		
				0	Since this bit was last cleared, no message has been successfully transmitted.		
				1	Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node.		

This bit must be cleared by writing a 0 to it.

Bit/Field	Name	Туре	Reset	Descript	ion
2:0	LEC	R/W	0x0	Last Erre	or Code
				This is tl	ne type of the last error to occur on the CAN bus.
				Value	Description
				0x0	No Error
				0x1	Stuff Error
					More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2	Format Error
					A fixed format part of the received frame has the wrong format.
				0x3	ACK Error
					The message transmitted was not acknowledged by another node.
				0x4	Bit 1 Error
					When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
					A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5	Bit 0 Error
					A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1).
					During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. By checking for this status, software can monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6	CRC Error
					The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7	No Event
					When the LEC bit shows this value, no CAN bus event was detected since this value was written to the LEC field.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x008

Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						ı	ı
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP		1		REC					1	ı	TE	EC		ı	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0000	Software should not rely on the value of compatibility with future products, the value of preserved across a read-modify-write of the companion of the companio		value of	a reserv					
	15		RP	,	R)	0	Rec	eived Er	ror Pass	ive					
								Val	ue	Descrip	otion					
								0			ceive Er 27 or les		ter is bel	ow the E	Error Pas	ssive
								1			ceive En 28 or gre		ter has re	ached th	ne Error I	Passive
	14:8		REG	0	R)	0x00			or Counte		of the rec	eiver err	or count	er (0 to	127)
	7:0		TEC	C	R)	0x00	This field contains the state of the receiver error counter (0 to Transmit Error Counter					(5.5	· · /·		

This field contains the state of the transmit error counter (0 to 255).

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 1087 for more information.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x00C


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.2301



Description

		71		rea pro-
31:15	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	TSEG2	R/W	0x2	Time Segment after Sample Point
				0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				So, for example, the reset value of 0x2 means that 3 (2+1) bit time quanta are defined for <code>Phase2</code> (see Figure 17-4 on page 1088). The bit time quanta is defined by the <code>BRP</code> field.
11:8	TSEG1	R/W	0x3	Time Segment Before Sample Point
				0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				So, for example, the reset value of 0x3 means that 4 (3+1) bit time quanta are defined for <code>Phasel</code> (see Figure 17-4 on page 1088). The bit time quanta is defined by the <code>BRP</code> field.
7:6	SJW	R/W	0x0	(Re)Synchronization Jump Width
				0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of ${ t TSEG2}$ or ${ t TSEG1}$ by the value in ${ t SJW}$. So the reset value of 0 adjusts the length by 1 bit time quanta.
5:0	BRP	R/W	0x1	Baud Rate Prescaler
				The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum.
				0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				${\tt BRP}$ defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).

The **CANBRPE** register can be used to further divide the bit time.

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the <code>INTID</code> field is not 0x0000 (the default) and the <code>IE</code> bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the <code>INTID</code> field is cleared by reading the **CANSTS** register, or until the <code>IE</code> bit in the **CANCTL** register is cleared.


Note: Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTID	RO	0x0000	Interrupt Identifier

Value

0x8001-0xFFFF

The number in this field indicates the source of the interrupt.

0x0000No interrupt pending0x0001-0x0020Number of the message object that caused the interrupt0x0021-0x7FFFReserved0x8000Status Interrupt

Reserved

Description

Register 6: CAN Test (CANTST), offset 0x014


This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero.

CAN Test (CANTST)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.				
7	RX	RO	0	Receive Obse	rvation			
				Value	Description			
				0	The CANnRx pin is low.			
				1	The CANnRx pin is high.			
6:5	TX	R/W	0x0	Transmit Cont				

Value

Overrides control of the CANnTx pin. Description

0x0 **CAN Module Control** CANnTx is controlled by the CAN module; default operation 0x1 Sample Point The sample point is driven on the CANnTx signal. This mode is useful to monitor bit timing. 0x2 Driven Low CANnTx drives a low value. This mode is useful for checking the physical layer of the CAN bus. 0x3 Driven High

> CANnTx drives a high value. This mode is useful for checking the physical layer of the CAN bus.

Bit/Field	Name	Туре	Reset	Description	n
4	LBACK	R/W	0	Loopback	Mode
				Value	Description
				0	Loopback mode is disabled.
				1	Loopback mode is enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored.
3	SILENT	R/W	0	Silent Mod	de
				Value	Description
				0	Silent mode is disabled.
				1	Silent mode is enabled. In silent mode, the CAN controller does not transmit data but instead monitors the bus. This mode is also known as Bus Monitor mode.
2	BASIC	R/W	0	Basic Mod	le
				Value	Description
				0	Basic mode is disabled.
				1	Basic mode is enabled. In basic mode, software should use the CANIF1 registers as the transmit buffer and use the CANIF2 registers as the receive buffer.
1:0	reserved	RO	0x0	compatibil	should not rely on the value of a reserved bit. To provide ity with future products, the value of a reserved bit should be across a read-modify-write operation.

Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018


This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	BRPE	R/W	0x0	Baud Rate Prescaler Extension

0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the CANIF1MCTL register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x020

Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved				1	1		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BUSY					reserved							MN I	I IUM		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit/Field	Name	Туре	Reset	Description	
31:16	reserved	RO	0x0000	compatibility	ould not rely on the value of a reserved bit. To provide y with future products, the value of a reserved bit should be cross a read-modify-write operation.
15	BUSY	RO	0	Busy Flag	
				Value	Description
				0	This bit is cleared when read/write action has finished.
				1	This bit is set when a write occurs to the message number in this register.
14:6	reserved	RO	0x00	compatibility	ould not rely on the value of a reserved bit. To provide y with future products, the value of a reserved bit should be cross a read-modify-write operation.
5:0	MNUM	R/W	0x01	Message No	umber
					of the 32 message objects in the message RAM for data e message objects are numbered from 1 to 32.
				Value	Description
				0x00	Reserved
					0 is not a valid message number; it is interpreted as 0x20, or object 32.
				0x01-0x20	Message Number
					Indicates specified message object 1 to 32.
				0x21-0x3F	Reserved

Not a valid message number; values are shifted and

it is interpreted as 0x01-0x1F.

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

CAN IF1 Command Mask (CANIF1CMSK)


Name

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x024

Bit/Field

Type R/W, reset 0x0000.0000



		•		•	
31:8	reserved	RO	0x0000.00	compatil	e should not rely on the value of a reserved bit. To provide bility with future products, the value of a reserved bit should be a across a read-modify-write operation.
7	WRNRD	R/W	0	Write, No	ot Read
				Value	Description
				0	Transfer the data in the CAN message object specified by the the MNUM field in the CANIFnCRQ register into the CANIFn registers.
				1	Transfer the data in the CANIFn registers to the CAN

Note:

Description

Transfer the data in the CANIFn registers to the CAN message object specified by the MNUM field in the CAN Command Request (CANIFnCRQ).

Interrupt pending and new data conditions in the message buffer can be cleared by reading from the buffer (WRNRD = 0) when the CLRINTPND and/or NEWDAT bits are set.

6 MASK R/W 0 Access Mask Bits

Type

Reset

Value Description

Mask bits unchanged.

Transfer IDMASK + DIR + MXTD of the message object into the Interface registers.

Bit/Field	Name	Туре	Reset	Descriptio	n
5	ARB	R/W	0	Access Ar	bitration Bits
				Value	Description
				0	Arbitration bits unchanged.
				1	Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers.
4	CONTROL	R/W	0	Access Co	ontrol Bits
				Value	Description
				0	Control bits unchanged.
				1	Transfer control bits from the CANIFnMCTL register into the Interface registers.
3	CLRINTPND	R/W	0	Clear Inte	rrupt Pending Bit
				The functi	on of this bit depends on the configuration of the \mathtt{WRNRD} bit.
				Value D	Description
					WRNRD is clear, the interrupt pending status is transferred from the message buffer into the CANIFNMCTL register.
					WRNRD is set, the INTPND bit in the message object remains nchanged.
				n to	WRNRD is clear, the interrupt pending status is cleared in the nessage buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the its before clearing.
					WRNRD is set, the INTPND bit is cleared in the message bject.
2	NEWDAT / TXRQST	R/W	0	NEWDAT	/ TXRQST Bit
				The functi	on of this bit depends on the configuration of the \mathtt{WRNRD} bit.
				Value D	escription

- If WRNRD is clear, the value of the new data status is transferred from the message buffer into the CANIFnMCTL register.
 If WRNRD is set, a transmission is not requested.
- If WRNRD is clear, the new data status is cleared in the message buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.

If wrnrd is set, a transmission is requested. Note that when this bit is set, the ${\tt TXRQST}$ bit in the <code>CANIFnMCTL</code> register is ignored.

Bit/Field	Name	Туре	Reset	Description	
1	DATAA	R/W	0	Value D 0 D 1 If a	of this bit depends on the configuration of the WRNRD bit. Description Data bytes 0-3 are unchanged. If WRNRD is clear, transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object. If WRNRD is set, transfer data bytes 0-3 in message object or CANIFnDA1 and CANIFnDA2.
0	DATAB	R/W	0	as follows: Value D 0 D 1 If a	Description Data bytes 4-7 are unchanged. If WRNRD is clear, transfer data bytes 4-7 in CANIFnDA1 and CANIFnDA2 to the message object. If WRNRD is set, transfer data bytes 4-7 in message object of CANIFnDA1 and CANIFnDA2.


Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x028

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSK	R/W	0xFFFF	Identifier Mask

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The MSK field in the CANIFnMSK2 register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

Value	Description
0	The corresponding identifier field (${\tt ID}$) in the message object cannot inhibit the match in acceptance filtering.
1	The corresponding identifier field (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the **CANIFnMSK1** register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x02C Type R/W, reset 0x0000.FFFF

Type	R/W, res	et 0x0000).FFFF																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
						1	' '	rese	erved		J					J			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	MXTD	MDIR	reserved			1				MSK	ı	1		•		'			
Type Reset	R/W 1	R/W 1	RO 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1			
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription										
	31:16		reserv	/ed	R	.0	0x0000	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.										
	15		MXT	D.	R/	W	1	Mask Extended Identifier											
							Value Descri				Description								
					٦ 0					The extended identifier bit (XTD in the CANIFnARB2 register) has no effect on the acceptance filtering.									
								1		The extended		dentifier t	bit XTD is	s used fo	r accept	ance			
	14		MDI	R	R/	W	1	Mas	sk Messa	age Dire	ction								
								Val	ue	Descrip	otion								
								0		The message direction bit (DIR in the CANIFnARB2 register) has no effect for acceptance filtering.									
								1		The me	•	lirection t	bit DIR is	s used fo	r accept	ance			
	13		reserv	/ed	R	0	1	con	npatibility	are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be rved across a read-modify-write operation.									


Bit/Field	Name	Туре	Reset	Description	on
12:0	MSK	R/W	0xFF	ID. The M	ng a 29-bit identifier, these bits are used for bits [28:16] of the SK field in the CANIFnMSK1 register are used for bits [15:0] When using an 11-bit identifier, MSK [12:2] are used for bits he ID. Description The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.
				1	The corresponding identifier field (ID) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	ID	R/W	0x0000	Message Identifier

This bit field is used with the ID field in the **CANIFnARB2** register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the **CANIFnARB1** register are [15:0] of the ID, while bits 12:0 of the **CANIFnARB2** register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

24

23

22

21

20

19

18

17

16

These registers hold information for acceptance filtering.

26

25

CAN IF1 Arbitration 2 (CANIF1ARB2)

28

27

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034 Type R/W, reset 0x0000.0000

30

31

			'				1 1	rese	rved	1	1	_				'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSGVAL	XTD	DIR						1	I ID	ı					'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	3it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reserv		R		0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	15		MSG\	/AL	R/	VV	0	ivies	sage Va	IIa						
								Valu	ne	Descrip	tion					
								0		The me	ssage o	bject is ig	nored b	y the me	ssage h	andler.
								1	The message object is configured considered by the message handl controller.							
								All unused message objects should have this bit cleared during initialization and before clearing the INIT bit in the CANCTL register. The MSGVAL bit must also be cleared before any of the following bits are modified or if the message object is no longer required: the ID fields								egister. ng bits

14 XTD R/W 0 Extended Identifier

Value	Description
0	An 11-bit Standard Identifier is used for this message object.
1	A 29-bit Extended Identifier is used for this message object.

in the ${\bf CANIFnARBn}$ registers, the ${\tt XTD}$ and ${\tt DIR}$ bits in the ${\bf CANIFnARB2}$

register, or the \mathtt{DLC} field in the CANIFnMCTL register.

Bit/Field	Name	Type	Reset	Description
13	DIR	R/W	0	Message Direction
				Value Description
				Receive. When the TXRQST bit in the CANIFnMCTL register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.
				Transmit. When the TXRQST bit in the CANIFnMCTL register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1).
12:0	ID	R/W	0x000	Message Identifier
				This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.
				When using a 29-bit identifier, $ID[15:0]$ of the CANIFnARB1 register are [15:0] of the ID, while these bits, $ID[12:0]$, are [28:16] of the ID.
				When using an 11-bit identifier, $ID[12:2]$ are used for bits [10:0] of the ID. The ID field in the CANIFnARB1 register is ignored.

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x038

Type	R/W, rese	et 0x0000	.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				' '		reserved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB		reserved			I DI	LC	'	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
compatibility							should not rely on the value of a reserved bit. To provide ility with future products, the value of a reserved bit should be d across a read-modify-write operation.										
	15		NEW	DAT	R/	W	0	New	Data								
								Valu	ıe	Descripti	on						
								0	0 No new data has been written into message object by the message h. this flag was cleared by the CPU.					-			
								1 The message handler or the CPU has writter the data portion of this message object.					en new d	ata into			
	14		MSGL	.ST	R/	W	0	Mes	sage L	ost							
								Valu	ıe	Descrip	tion						
								0			No message was lost since the last time this bit was cleared by the CPU.						
								1	The message handler stored a new message into to object when NEWDAT was set; the CPU has lost a me								
								This bit is only valid for message objects when the DIR bit in the CANIFnARB2 register is clear (receive).								ne	
	13		INTPI	ND	R/	W	0	Inter	Interrupt Pending								
								Valu	ıe	Descripti	on						
								0		This mes	sage obje	ect is no	t the sou	urce of a	n interru	pt.	
								1		interrupt	sage obje identifier object if priority.	in the C	ANINT r	egister p	oints to	this	

Bit/Field	Name	Туре	Reset	Descript	ion
12	UMASK	R/W	0	Use Acc	eptance Mask
				Value	Description
				0	Mask is ignored.
				1	Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering.
11	TXIE	R/W	0	Transmi	t Interrupt Enable
				Value	Description
				0	The INTPND bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1	The INTPND bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RXIE	R/W	0	Receive	Interrupt Enable
				Value	Description
				0	The INTPND bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1	The INTPND bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RMTEN	R/W	0	Remote	Enable
				Value	Description
				0	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is left unchanged.
				1	At the reception of a remote frame, the ${\tt TXRQST}$ bit in the ${\tt CANIFnMCTL}$ register is set.
8	TXRQST	R/W	0	Transmi	t Request
				Value	Description
				0	This message object is not waiting for transmission.
				1	The transmission of this message object is requested and is not yet done.
				Note:	If the \mathtt{WRNRD} and \mathtt{TXRQST} bits in the <code>CANIFnCMSK</code> register are set, this bit is ignored.

Bit/Field	Name	Туре	Reset	Description	
7	EOB	R/W	0	End of Buffe	er
				Value	Description
				0	Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1	Single message object or last message object of a FIFO Buffer.
				to build a FI	sed to concatenate two or more message objects (up to 32) FO buffer. For a single message object (thus not belonging uffer), this bit must be set.
6:4	reserved	RO	0x0	compatibility	ould not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be cross a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length	Code
				Value	Description
				0x0-0x8	Specifies the number of bytes in the data frame.
				0x9-0xF	Defaults to a data frame with 8 bytes.
				The DLC fiel	d in the CANIFnMCTL register of a message object must

be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4

Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8


These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	Data

The CANIFnDA1 registers contain data bytes 1 and 0; CANIFnDA2 data bytes 3 and 2; CANIFnDB1 data bytes 5 and 4; and CANIFnDB2 data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFNMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXRQST bits of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x100 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					l 1			TXR	QST							'
Type Reset	RO 0															

Bit/Field	Name	туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TXRQST	RO	0x0000	Transmission Request Bits

Value	Description
0	The corresponding message object is not waiting for transmission.
1	The transmission of the corresponding message object is requested and is not yet done.

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFNMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x120 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•	•			ı	rese	rved		1				1	
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	1			•	NEV	/DAT	ı	ı	•			•	'
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	NEWDAT	RO	0x0000	New Data Bits

Value	Description
0	No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU.
1	The message handler or the CPLI has written new data into

1 The message handler or the CPU has written new data into the data portion of the corresponding message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFNMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x140

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		·		rese	rved		· ·		1		·	
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	ı	•		ı		INTI	PND		ı	ı		ı	ı	
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTPND	RO	0x0000	Interrupt Pending Bits

Value	Description
0	The corresponding message object is not the source of an interrupt.
1	The corresponding message object is the source of an

interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164


The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the **CANIFnARB2** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x160

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSGVAL	RO	0x0000	Message Valid Bits

value	Description
0	The corresponding message object is not configured and is ignored by the message handler.
1	The corresponding message object is configured and should be considered by the message handler.

18 Universal Serial Bus (USB) Controller


The Stellaris® USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB Host, Device, or OTG functions. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. 16 endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus 14 endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device start-up. The controller complies with OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

The Stellaris USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 16 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

18.1 Block Diagram

Figure 18-1. USB Module Block Diagram



18.2 Signal Description

The following table lists the external signals of the USB controller and describes the function of each. Some USB controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these USB signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 698) should be set to choose the USB function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 717) to assign the USB signal to the specified GPIO port pin. The USBOVBUS and USBOID signals are configured by clearing the appropriate DEN bit in the GPIO Digital Enable (GPIODEN) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

Table 18-1. USB Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DM	E13	PL7	I/O	-	Bidirectional differential data pin (D- per USB specification) for USB0.

Table 18-1. USB Signals (157BGA) (continued)	Table 18-1.	USB Si	gnals (15	57BGA) ((continued)
--	-------------	--------	-----------	----------	-------------

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DP	E12	PL6	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	K1 C2 L9 K7	PC6 (8) PD2 (8) PF4 (8) PG4 (8)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB0ID	F11	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB0PFLT	K2 C1 K9 L7	PC7 (8) PD3 (8) PF5 (8) PG5 (8)	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USB0VBUS	E11	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

18.3 Functional Description

The Stellaris USB controller provides full OTG negotiation by supporting both the session request protocol (SRP) and the host negotiation protocol (HNP). The session request protocol allows devices on the B side of a cable to request the A side device turn on VBUS. The host negotiation protocol is used after the initial session request protocol has powered the bus and provides a method to determine which end of the cable will act as the Host controller. When the device is connected to non-OTG peripherals or devices, the controller can detect which cable end was used and provides a register to indicate if the controller should act as the Host or the Device controller. This indication and the mode of operation are handled automatically by the USB controller. This auto-detection allows the system to use a single A/B connector instead of having both A and B connectors in the system and supports full OTG negotiations with other OTG devices.

In addition, the USB controller provides support for connecting to non-OTG peripherals or Host controllers. The USB controller can be configured to act as either a dedicated Host or Device, in which case, the USB0VBUS and USB0ID signals can be used as GPIOs. However, when the USB controller is acting as a self-powered Device, a GPIO input or analog comparator input must be connected to VBUS and configured to generate an interrupt when the VBUS level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

Note: When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

18.3.1 Operation as a Device

This section describes the Stellaris USB controller's actions when it is being used as a USB Device. Before the USB controller's operating mode is changed from Device to Host or Host to Device, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2** (SRCR2) register (see page 270). IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of Start of Frame (SOF) are all described.

When in Device mode, IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint for a USB Device. However, in most cases the USB Device should use the dedicated control endpoint on the USB controller's endpoint 0.

18.3.1.1 Endpoints

When operating as a Device, the USB controller provides two dedicated control endpoints (IN and OUT) and 14 configurable endpoints (7 IN and 7 OUT) that can be used for communications with a Host controller. The endpoint number and direction associated with an endpoint is directly related to its register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining 14 endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as 7 configurable IN and 7 configurable OUT endpoints. The endpoint pairs are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

18.3.1.2 IN Transactions as a Device

When operating as a USB Device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the 7 configurable IN endpoints are determined by the **USB Transmit FIFO Start Address (USBTXFIFOADD)** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USB Maximum Transmit Data Endpoint n (USBTXMAXPn)** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

Note: The maximum packet size set for any endpoint must not exceed the FIFO size. The **USBTXMAXPn** register should not be written to while data is in the FIFO as unexpected results may occur.

Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSRLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSRLn register must be set. If the AUTOSET bit in the USBTXCSRHn register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the USBTXCSRLn register at this point indicates how many packets may be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

18.3.1.3 OUT Transactions as a Device

When in Device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the 7 configurable OUT endpoints are determined by the USB Receive FIFO Start Address (USBRXFIFOADD) register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the USB Maximum Receive Data Endpoint n (USBRXMAXPn) register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

Note: In all cases, the maximum packet size must not exceed the FIFO size.

Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USB Receive Control and Status Endpoint n Low (USBRXCSRLn)** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet

has been unloaded, the RXRDY bit must be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the USB Receive Control and Status Endpoint n High (USBRXCSRHn) register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

Note: The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

18.3.1.4 Scheduling

The Device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The Stellaris USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if it was terminated due to some error. If the Host controller makes a request and the Device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

18.3.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- 1. The Host sends more data during an OUT data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
- 2. The Host requests more data during an IN data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller

when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what should have been the last packet.

- 3. The Host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- **4.** The Host sends more than a zero length data packet for the OUT STATUS phase.

Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the Device request has been transferred.

However, if the Host sends a zero-length OUT data packet before the entire length of Device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the **USBCSRL0** register.

Setting the Device Address

When a Host is attempting to enumerate the USB Device, it requests that the Device change its address from zero to some other value. The address is changed by writing the value that the Host requested to the **USB Device Functional Address (USBFADDR)** register. However, care should be taken when writing to **USBFADDR** to avoid changing the address before the transaction is complete. This register should only be set after the SET_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the Device has left the STATUS phase. In the case of a SET_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the Device has responded to the IN request, the **USBFADDR** register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

Note: If the **USBFADDR** register is set to the new value as soon as the Device receives the OUT transaction with the SET_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the Device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the Device.

18.3.1.6 Device Mode SUSPEND

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the **USB Interrupt Enable (USBIE)** register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the **USB Power (USBPOWER)** register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10 ms (a maximum of 15 ms) to end RESUME signaling.

To meet USB power requirements, the controller can be put into Deep Sleep mode which keeps the controller in a static state. The USB controller is not able to Hibernate because all the internal states are lost as a result.

18.3.1.7 Start-of-Frame

When the USB controller is operating in Device mode, it receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USB Frame Value (USBFRAME)** register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, the packet is assumed to have been lost, and the **USBFRAME** register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

18.3.1.8 USB RESET

When the USB controller is in Device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the USBFADDR register.
- Clears the USB Endpoint Index (USBEPIDX) register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a RESET interrupt.

When the application software driving the USB controller receives a RESET interrupt, any open pipes are closed and the USB controller waits for bus enumeration to begin.

18.3.1.9 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in its normal mode, and the USBODP/USBODM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it does not respond to any USB signaling except a USB RESET.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USBODP and USBODM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

Note: The USB controller does not generate an interrupt when the Device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

18.3.2 Operation as a Host

When the Stellaris USB controller is operating in Host mode, it can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Before the USB controller's operating mode is changed from Host to Device or

Device to Host, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2 (SRCR2)** register (see page 270). Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, isochronous, and interrupt transactions are supported. This section describes the USB controller's actions when it is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in Device mode, the FIFOs for endpoints should take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint to communicate with a Device. However, in most cases the USB controller should use the dedicated control endpoint to communicate with a Device's endpoint 0.

18.3.2.1 Endpoints

The endpoint registers are used to control the USB endpoint interfaces which communicate with Device(s) that are connected. The endpoints consist of a dedicated control IN endpoint, a dedicated control OUT endpoint, 7 configurable OUT endpoints, and 7 configurable IN endpoints.

The dedicated control interface can only be used for control transactions to endpoint 0 of Devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of Devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, interrupt, or isochronous Device endpoints.

These USB interfaces can be used to simultaneously schedule as many as 7 independent OUT and 7 independent IN transactions to any endpoints on any Device. The IN and OUT controls are paired in three sets of registers. However, they can be configured to communicate with different types of endpoints and different endpoints on Devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a Device's bulk OUT endpoint 1, while the IN portion is communicating with a Device's interrupt IN endpoint 2.

Before accessing any Device, whether for point-to-point communications or for communications via a hub, the relevant **USB Receive Functional Address Endpoint n (USBRXFUNCADDRn)** or **USB Transmit Functional Address Endpoint n (USBTXFUNCADDRn)** registers must be set for each receive or transmit endpoint to record the address of the Device being accessed.

The USB controller also supports connections to Devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.

18.3.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in Device mode except that the transaction first must be initiated by setting the REQPKT bit in the USBCSRL0 register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target Device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the USBCSRL0 register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in USBRXCSRHn causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. The AUTOCL and AUTORQ bits can be used with µDMA accesses to perform complete bulk transfers without main processor intervention. When the RXRDY bit is cleared, the controller sends an acknowledge to the Device. When there is a known number of packets to be transferred, the USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn) register associated with the endpoint should be configured to the number of packets to be transferred. The USB controller decrements the value in the USBRQPKTCOUNTn register following each request. When the USBRQPKTCOUNTn value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, USBRQPKTCOUNTn should be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the USBRXMAXPn register) such as may occur at the end of a bulk transfer.

If the Device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target Device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the **USBCSRL0** register. If the target Device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the **USBCSRL0** register.

18.3.2.3 OUT Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in Device mode. The TXRDY bit in the USBTXCSRLn register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO. Furthermore, AUTOSET can be used with the µDMA controller to perform complete bulk transfers without software intervention.

If the target Device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target Device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the **USBTXCSRLn** register. If the target Device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the **USBTXCSRLn** register.

18.3.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every

255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a Device is not responding. Isochronous endpoints can be scheduled from every frame to every 2¹⁶ frames, in powers of 2.

The USB controller maintains a frame counter. If the target Device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target Device is a low-speed device, a *K* state is transmitted on the bus to act as a *keep-alive* to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An isochronous or interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt or isochronous transaction occurs per endpoint every n frames, where n is the interval set via the USB Host Transmit Interval Endpoint n (USBTXINTERVALn) or USB Host Receive Interval Endpoint n (USBRXINTERVALn) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target Device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process ensures that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target Device before the endpoint times out.

18.3.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed Device is connected to the USB controller via a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint n (USBRXHUBADDRn) and USB Receive Hub Port Endpoint n (USBRXHUBPORTn) or the USB Transmit Hub Address Endpoint n (USBTXHUBADDRn) and USB Transmit Hub Port Endpoint n (USBTXHUBPORTn) registers. In addition, the speed at which the Device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYPE0) (endpoint 0), USB Host Configure Transmit Type Endpoint n (USBTXTYPEn), or USB Host Configure Receive Type Endpoint n (USBRXTYPEn) registers for each endpoint that is accessed by the Device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB Devices. To maximize the number of Devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to Device functions must be made following the completion of any on-going transactions on the endpoints affected.

18.3.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target Device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

18.3.2.7 Host SUSPEND

If the SUSPEND bit in the **USBPOWER** register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20 ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

18.3.2.8 USB RESET

If the RESET bit in the **USBPOWER** register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20 ms to ensure correct resetting of the target Device. After the CPU has cleared the bit, the USB Host controller starts its frame counter and transaction scheduler.

18.3.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the **USB Device Control (USBDEVCTL)** register, enabling the USB controller to wait for a Device to be connected. When a Device is detected, a connect interrupt is generated. The speed of the Device that has been connected can be determined by reading the **USBDEVCTL** register where the FSDEV bit is set for a full-speed Device, and the LSDEV bit is set for a low-speed Device. The USB controller must generate a RESET to the Device, and then the USB Host controller can begin Device enumeration. If the Device is disconnected while a session is in progress, a disconnect interrupt is generated.

18.3.3 OTG Mode

To conserve power, the USB On-The-Go (OTG) supplement allows VBUS to only be powered up when required and to be turned off when the bus is not in use. VBUS is always supplied by the A device on the bus. The USB OTG controller determines whether it is the A device or the B device by sampling the ID input from the PHY. This signal is pulled Low when an A-type plug is sensed (signifying that the USB OTG controller should act as the A device) but taken High when a B-type plug is sensed (signifying that the USB controller is a B device). Note that when switching between OTG A and OTG B, the USB controller retains all register contents.

18.3.3.1 Starting a Session

When the USB OTG controller is ready to start a session, the SESSION bit must be set in the USBDEVCTL register. The USB OTG controller then enables ID pin sensing. The ID input is either taken Low if an A-type connection is detected or High if a B-type connection is detected. The DEV bit in the USBDEVCTL register is also set to indicate whether the USB OTG controller has adopted the role of the A device or the B device. The USB OTG controller also provides an interrupt to indicate that ID pin sensing has completed and the mode value in the USBDEVCTL register is valid. This interrupt is enabled in the USBIDVIM register, and the status is checked in the USBIDVISC register. As soon as the USB controller has detected that it is on the A side of the cable, it must enable VBUS power within 100ms or the USB controller reverts to Device mode.

If the USB OTG controller is the A device, then the USB OTG controller enters Host mode (the A device is always the default Host), turns on VBUS, and waits for VBUS to go above the VBUS Valid threshold, as indicated by the VBUS bit in the **USBDEVCTL** register going to 0x3. The USB OTG controller then waits for a peripheral to be connected. When a peripheral is detected, a Connect interrupt is signaled and either the FSDEV or LSDEV bit in the **USBDEVCTL** register is set, depending whether a full-speed or a low-speed peripheral is detected. The USB controller then issues a RESET

to the connected Device. The SESSION bit in the **USBDEVCTL** register can be cleared to end a session. The USB OTG controller also automatically ends the session if babble is detected or if VBUS drops below session valid.

Note: The USB OTG controller may not remain in Host mode when connected to high-current devices. Some devices draw enough current to momentarily drop VBUS below the VBUS-valid level causing the controller to drop out of Host mode. The only way to get back into Host mode is to allow VBUS to go below the Session End level. In this situation, the device is causing VBUS to drop repeatedly and pull VBUS back low the next time VBUS is enabled.

In addition, the USB OTG controller may not remain in Host mode when a device is told that it can start using it's active configuration. At this point the device starts drawing more current and can also drop VBUS below VBUS valid.

If the USB OTG controller is the B device, then the USB OTG controller requests a session using the session request protocol defined in the USB On-The-Go supplement, that is, it first discharges VBUS. Then when VBUS has gone below the Session End threshold (VBUS bit in the **USBDEVCTL** register goes to 0x0) and the line state has been a single-ended zero for > 2 ms, the USB OTG controller pulses the data line, then pulses VBUS. At the end of the session, the SESSION bit is cleared either by the USB OTG controller or by the application software. The USB OTG controller then causes the PHY to switch out the pull-up resistor on D+, signaling the A device to end the session.

18.3.3.2 Detecting Activity

When the other device of the OTG setup wishes to start a session, it either raises VBUS above the Session Valid threshold if it is the A device, or if it is the B device, it pulses the data line then pulses VBUS. Depending on which of these actions happens, the USB controller can determine whether it is the A device or the B device in the current setup and act accordingly. If VBUS is raised above the Session Valid threshold, then the USB controller is the B device. The USB controller sets the SESSION bit in the USBDEVCTL register. When RESET signaling is detected on the bus, a RESET interrupt is signaled, which is interpreted as the start of a session.

The USB controller is in Device mode as the B device is the default mode. At the end of the session, the A device turns off the power to VBUS. When VBUS drops below the Session Valid threshold, the USB controller detects this drop and clears the SESSION bit to indicate that the session has ended, causing a disconnect interrupt to be signaled. If data line and VBUS pulsing is detected, then the USB controller is the A device. The controller generates a SESSION REQUEST interrupt to indicate that the B device is requesting a session. The SESSION bit in the USBDEVCTL register must be set to start a session.

18.3.3.3 Host Negotiation

When the USB controller is the A device, ID is Low, and the controller automatically enters Host mode when a session starts. When the USB controller is the B device, ID is High, and the controller automatically enters Device mode when a session starts. However, software can request that the USB controller become the Host by setting the Hostreq bit in the USBDEVCTL register. This bit can be set either at the same time as requesting a Session Start by setting the SESSION bit in the USBDEVCTL register or at any time after a session has started. When the USB controller next enters SUSPEND mode and if the Hostreq bit remains set, the controller enters Host mode and begins host negotiation (as specified in the USB On-The-Go supplement) by causing the PHY to disconnect the pull-up resistor on the D+ line, causing the A device to switch to Device mode and connect its own pull-up resistor. When the USB controller detects this, a Connect interrupt is generated and the RESET bit in the USBPOWER register is set to begin resetting the A device. The

USB controller begins this reset sequence automatically to ensure that RESET is started as required within 1 ms of the A device connecting its pull-up resistor. The main processor should wait at least 20 ms, then clear the RESET bit and enumerate the A device.

When the USB OTG controller B device has finished using the bus, the USB controller goes into SUSPEND mode by setting the SUSPEND bit in the **USBPOWER** register. The A device detects this and either terminates the session or reverts to Host mode. If the A device is USB OTG controller, it generates a Disconnect interrupt.

18.3.4 DMA Operation

The USB peripheral provides an interface connected to the μ DMA controller with separate channels for 3 transmit endpoints and 3 receive endpoints. Software selects which endpoints to service with the μ DMA channels using the **USB DMA Select (USBDMASEL)** register. The μ DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When μ DMA operation is enabled, the USB asserts a μ DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The μ DMA channel must be configured to operate in Basic mode, and the size of the μ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using μ DMA must be configured in this manner. For example, if the USB endpoint is configured with a FIFO size of 64 bytes, the μ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If the DMAMOD bit in the **USBTXCSRHn/USBRXCSRHn** register is clear, an interrupt is generated after every packet is transferred, but the μ DMA continues transferring data. If the DMAMOD bit is set, an interrupt is generated only when the entire μ DMA transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and the μ DMA is enabled, the USB interrupt handler must be designed to handle the μ DMA completion interrupt.

Care must be taken when using the μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of value of the MAXLOAD field in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Table 18-2. Remainder (MAXLOAD/4)

Value	Description
0	MAXLOAD = 64 bytes
1	MAXLOAD = 61 bytes
2	MAXLOAD = 62 bytes
3	MAXLOAD = 63 bytes

Table 18-3. Actual Bytes Read

Value	Description
0	MAXLOAD
1	MAXLOAD+3
2	MAXLOAD+2
3	MAXLOAD+1

Table 18-4. Packet Sizes That Clear RXRDY

Value	Description
0	MAXLOAD, MAXLOAD-1, MAXLOAD-2, MAXLOAD-3
1	MAXLOAD
2	MAXLOAD, MAXLOAD-1
3	MAXLOAD, MAXLOAD-1, MAXLOAD-2

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register must be set.

See "Micro Direct Memory Access (μ DMA)" on page 610 for more details about programming the μ DMA controller.

18.4 Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled via the **RCGCUSB** register (see page 400). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGCGPIO** register in the System Control module (see page 389). To find out which GPIO port to enable, refer to Table 23-4 on page 1387. Configure the PMCn fields in the **GPIOPCTL** register to assign the USB signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY. To ensure that voltage is not supplied to the bus incorrectly, the external power control signal, USB0EPEN, should be negated on start up by configuring the USB0EPEN and USB0PFLT pins to be controlled by the USB controller and not exhibit their default GPIO behavior.

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

18.4.1 Pin Configuration

When using the Device controller portion of the USB controller in a system that also provides Host functionality, the power to VBUS must be disabled to allow the external Host controller to supply power. Usually, the USBOEPEN signal is used to control the external regulator and should be negated to avoid having two devices driving the USBOVBUS power pin on the USB connector.

When the USB controller is acting as a Host, it is in control of two signals that are attached to an external voltage supply that provides power to VBUS. The Host controller uses the USB0EPEN signal to enable or disable power to the USB0VBUS pin on the USB connector. An input pin, USB0PFLT, provides feedback when there has been a power fault on VBUS. The USB0PFLT signal can be configured to either automatically negate the USB0EPEN signal to disable power, and/or it can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both USB0EPEN and USB0PFLT are fully configurable in the USB

controller. The controller also provides interrupts on Device insertion and removal to allow the Host controller code to respond to these external events.

18.4.2 Endpoint Configuration

To start communication in Host or Device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a Device. In Device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because it is a fixed-function, fixed-FIFO-size endpoint. In Device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In Device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, interrupt or isochronous mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to 1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 2 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a Device, the USB Device controller's soft connect must be enabled when the Device is ready to start communications, indicating to the Host controller that the Device is ready to start the enumeration process. If operating as a Host controller, the Device soft connect must be disabled and power must be provided to VBUS via the USB0EPEN signal.

18.5 Register Map

Table 18-5 on page 1139 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 400). There must be a delay of 3 system clocks after the USB module clock is enabled before any USB module registers are accessed.

Table 18-5. Universal Serial Bus (USB) Controller Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	USBFADDR	R/W	0x00	USB Device Functional Address	1146
0x001	USBPOWER	R/W	0x20	USB Power	1147
0x002	USBTXIS	RO	0x0000	USB Transmit Interrupt Status	1150
0x004	USBRXIS	RO	0x0000	USB Receive Interrupt Status	1152
0x006	USBTXIE	R/W	0xFFFF	USB Transmit Interrupt Enable	1153
0x008	USBRXIE	R/W	0xFFFE	USB Receive Interrupt Enable	1155
0x00A	USBIS	RO	0x00	USB General Interrupt Status	1156

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00B	USBIE	R/W	0x06	USB Interrupt Enable	1159
0x00C	USBFRAME	RO	0x0000	USB Frame Value	1162
0x00E	USBEPIDX	R/W	0x00	USB Endpoint Index	1163
0x00F	USBTEST	R/W	0x00	USB Test Mode	1164
0x020	USBFIFO0	R/W	0x0000.0000	USB FIFO Endpoint 0	1166
0x024	USBFIFO1	R/W	0x0000.0000	USB FIFO Endpoint 1	1166
0x028	USBFIFO2	R/W	0x0000.0000	USB FIFO Endpoint 2	1166
0x02C	USBFIFO3	R/W	0x0000.0000	USB FIFO Endpoint 3	1166
0x030	USBFIFO4	R/W	0x0000.0000	USB FIFO Endpoint 4	1166
0x034	USBFIFO5	R/W	0x0000.0000	USB FIFO Endpoint 5	1166
0x038	USBFIFO6	R/W	0x0000.0000	USB FIFO Endpoint 6	1166
0x03C	USBFIFO7	R/W	0x0000.0000	USB FIFO Endpoint 7	1166
0x060	USBDEVCTL	R/W	0x80	USB Device Control	1167
0x062	USBTXFIFOSZ	R/W	0x00	USB Transmit Dynamic FIFO Sizing	1169
0x063	USBRXFIFOSZ	R/W	0x00	USB Receive Dynamic FIFO Sizing	1169
0x064	USBTXFIFOADD	R/W	0x0000	USB Transmit FIFO Start Address	1170
0x066	USBRXFIFOADD	R/W	0x0000	USB Receive FIFO Start Address	1170
0x07A	USBCONTIM	R/W	0x5C	USB Connect Timing	1171
0x07B	USBVPLEN	R/W	0x3C	USB OTG VBUS Pulse Timing	1172
0x07D	USBFSEOF	R/W	0x77	USB Full-Speed Last Transaction to End of Frame Timing	1173
0x07E	USBLSEOF	R/W	0x72	USB Low-Speed Last Transaction to End of Frame Timing	1174
0x080	USBTXFUNCADDR0	R/W	0x00	USB Transmit Functional Address Endpoint 0	1175
0x082	USBTXHUBADDR0	R/W	0x00	USB Transmit Hub Address Endpoint 0	1176
0x083	USBTXHUBPORT0	R/W	0x00	USB Transmit Hub Port Endpoint 0	1177
0x088	USBTXFUNCADDR1	R/W	0x00	USB Transmit Functional Address Endpoint 1	1175
0x08A	USBTXHUBADDR1	R/W	0x00	USB Transmit Hub Address Endpoint 1	1176
0x08B	USBTXHUBPORT1	R/W	0x00	USB Transmit Hub Port Endpoint 1	1177
0x08C	USBRXFUNCADDR1	R/W	0x00	USB Receive Functional Address Endpoint 1	1178
0x08E	USBRXHUBADDR1	R/W	0x00	USB Receive Hub Address Endpoint 1	1179
0x08F	USBRXHUBPORT1	R/W	0x00	USB Receive Hub Port Endpoint 1	1180
0x090	USBTXFUNCADDR2	R/W	0x00	USB Transmit Functional Address Endpoint 2	1175

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x092	USBTXHUBADDR2	R/W	0x00	USB Transmit Hub Address Endpoint 2	1176
0x093	USBTXHUBPORT2	R/W	0x00	USB Transmit Hub Port Endpoint 2	1177
0x094	USBRXFUNCADDR2	R/W	0x00	USB Receive Functional Address Endpoint 2	1178
0x096	USBRXHUBADDR2	R/W	0x00	USB Receive Hub Address Endpoint 2	1179
0x097	USBRXHUBPORT2	R/W	0x00	USB Receive Hub Port Endpoint 2	1180
0x098	USBTXFUNCADDR3	R/W	0x00	USB Transmit Functional Address Endpoint 3	1175
0x09A	USBTXHUBADDR3	R/W	0x00	USB Transmit Hub Address Endpoint 3	1176
0x09B	USBTXHUBPORT3	R/W	0x00	USB Transmit Hub Port Endpoint 3	1177
0x09C	USBRXFUNCADDR3	R/W	0x00	USB Receive Functional Address Endpoint 3	1178
0x09E	USBRXHUBADDR3	R/W	0x00	USB Receive Hub Address Endpoint 3	1179
0x09F	USBRXHUBPORT3	R/W	0x00	USB Receive Hub Port Endpoint 3	1180
0x0A0	USBTXFUNCADDR4	R/W	0x00	USB Transmit Functional Address Endpoint 4	1175
0x0A2	USBTXHUBADDR4	R/W	0x00	USB Transmit Hub Address Endpoint 4	1176
0x0A3	USBTXHUBPORT4	R/W	0x00	USB Transmit Hub Port Endpoint 4	1177
0x0A4	USBRXFUNCADDR4	R/W	0x00	USB Receive Functional Address Endpoint 4	1178
0x0A6	USBRXHUBADDR4	R/W	0x00	USB Receive Hub Address Endpoint 4	1179
0x0A7	USBRXHUBPORT4	R/W	0x00	USB Receive Hub Port Endpoint 4	1180
0x0A8	USBTXFUNCADDR5	R/W	0x00	USB Transmit Functional Address Endpoint 5	1175
0x0AA	USBTXHUBADDR5	R/W	0x00	USB Transmit Hub Address Endpoint 5	1176
0x0AB	USBTXHUBPORT5	R/W	0x00	USB Transmit Hub Port Endpoint 5	1177
0x0AC	USBRXFUNCADDR5	R/W	0x00	USB Receive Functional Address Endpoint 5	1178
0x0AE	USBRXHUBADDR5	R/W	0x00	USB Receive Hub Address Endpoint 5	1179
0x0AF	USBRXHUBPORT5	R/W	0x00	USB Receive Hub Port Endpoint 5	1180
0x0B0	USBTXFUNCADDR6	R/W	0x00	USB Transmit Functional Address Endpoint 6	1175
0x0B2	USBTXHUBADDR6	R/W	0x00	USB Transmit Hub Address Endpoint 6	1176
0x0B3	USBTXHUBPORT6	R/W	0x00	USB Transmit Hub Port Endpoint 6	1177
0x0B4	USBRXFUNCADDR6	R/W	0x00	USB Receive Functional Address Endpoint 6	1178
0x0B6	USBRXHUBADDR6	R/W	0x00	USB Receive Hub Address Endpoint 6	1179
0x0B7	USBRXHUBPORT6	R/W	0x00	USB Receive Hub Port Endpoint 6	1180
0x0B8	USBTXFUNCADDR7	R/W	0x00	USB Transmit Functional Address Endpoint 7	1175
0x0BA	USBTXHUBADDR7	R/W	0x00	USB Transmit Hub Address Endpoint 7	1176
0x0BB	USBTXHUBPORT7	R/W	0x00	USB Transmit Hub Port Endpoint 7	1177

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x0BC	USBRXFUNCADDR7	R/W	0x00	USB Receive Functional Address Endpoint 7	1178
0x0BE	USBRXHUBADDR7	R/W	0x00	USB Receive Hub Address Endpoint 7	1179
0x0BF	USBRXHUBPORT7	R/W	0x00	USB Receive Hub Port Endpoint 7	1180
0x102	USBCSRL0	W1C	0x00	USB Control and Status Endpoint 0 Low	1182
0x103	USBCSRH0	W1C	0x00	USB Control and Status Endpoint 0 High	1186
0x108	USBCOUNT0	RO	0x00	USB Receive Byte Count Endpoint 0	1188
0x10A	USBTYPE0	R/W	0x00	USB Type Endpoint 0	1189
0x10B	USBNAKLMT	R/W	0x00	USB NAK Limit	1190
0x110	USBTXMAXP1	R/W	0x0000	USB Maximum Transmit Data Endpoint 1	1181
0x112	USBTXCSRL1	R/W	0x00	USB Transmit Control and Status Endpoint 1 Low	1191
0x113	USBTXCSRH1	R/W	0x00	USB Transmit Control and Status Endpoint 1 High	1195
0x114	USBRXMAXP1	R/W	0x0000	USB Maximum Receive Data Endpoint 1	1199
0x116	USBRXCSRL1	R/W	0x00	USB Receive Control and Status Endpoint 1 Low	1200
0x117	USBRXCSRH1	R/W	0x00	USB Receive Control and Status Endpoint 1 High	1205
0x118	USBRXCOUNT1	RO	0x0000	USB Receive Byte Count Endpoint 1	1209
0x11A	USBTXTYPE1	R/W	0x00	USB Host Transmit Configure Type Endpoint 1	1210
0x11B	USBTXINTERVAL1	R/W	0x00	USB Host Transmit Interval Endpoint 1	1212
0x11C	USBRXTYPE1	R/W	0x00	USB Host Configure Receive Type Endpoint 1	1213
0x11D	USBRXINTERVAL1	R/W	0x00	USB Host Receive Polling Interval Endpoint 1	1215
0x120	USBTXMAXP2	R/W	0x0000	USB Maximum Transmit Data Endpoint 2	1181
0x122	USBTXCSRL2	R/W	0x00	USB Transmit Control and Status Endpoint 2 Low	1191
0x123	USBTXCSRH2	R/W	0x00	USB Transmit Control and Status Endpoint 2 High	1195
0x124	USBRXMAXP2	R/W	0x0000	USB Maximum Receive Data Endpoint 2	1199
0x126	USBRXCSRL2	R/W	0x00	USB Receive Control and Status Endpoint 2 Low	1200
0x127	USBRXCSRH2	R/W	0x00	USB Receive Control and Status Endpoint 2 High	1205
0x128	USBRXCOUNT2	RO	0x0000	USB Receive Byte Count Endpoint 2	1209
0x12A	USBTXTYPE2	R/W	0x00	USB Host Transmit Configure Type Endpoint 2	1210
0x12B	USBTXINTERVAL2	R/W	0x00	USB Host Transmit Interval Endpoint 2	1212
0x12C	USBRXTYPE2	R/W	0x00	USB Host Configure Receive Type Endpoint 2	1213
0x12D	USBRXINTERVAL2	R/W	0x00	USB Host Receive Polling Interval Endpoint 2	1215
0x130	USBTXMAXP3	R/W	0x0000	USB Maximum Transmit Data Endpoint 3	1181
0x132	USBTXCSRL3	R/W	0x00	USB Transmit Control and Status Endpoint 3 Low	1191

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page	
0x133	USBTXCSRH3	R/W	0x00	USB Transmit Control and Status Endpoint 3 High	1195	
0x134	USBRXMAXP3	R/W	0x0000	USB Maximum Receive Data Endpoint 3	1199	
0x136	USBRXCSRL3	R/W	0x00	USB Receive Control and Status Endpoint 3 Low	1200	
0x137	USBRXCSRH3	R/W	0x00	USB Receive Control and Status Endpoint 3 High	1205	
0x138	USBRXCOUNT3	RO	0x0000	USB Receive Byte Count Endpoint 3	1209	
0x13A	USBTXTYPE3	R/W	0x00	USB Host Transmit Configure Type Endpoint 3	1210	
0x13B	USBTXINTERVAL3	R/W	0x00	USB Host Transmit Interval Endpoint 3	1212	
0x13C	USBRXTYPE3	R/W	0x00	USB Host Configure Receive Type Endpoint 3	1213	
0x13D	USBRXINTERVAL3	R/W	0x00	USB Host Receive Polling Interval Endpoint 3	1215	
0x140	USBTXMAXP4	R/W	0x0000	USB Maximum Transmit Data Endpoint 4	1181	
0x142	USBTXCSRL4	R/W	0x00	USB Transmit Control and Status Endpoint 4 Low	1191	
0x143	USBTXCSRH4	R/W	0x00	USB Transmit Control and Status Endpoint 4 High	1195	
0x144	USBRXMAXP4	R/W	0x0000	USB Maximum Receive Data Endpoint 4	1199	
0x146	USBRXCSRL4	R/W	0x00	USB Receive Control and Status Endpoint 4 Low	1200	
0x147	USBRXCSRH4	R/W	0x00	USB Receive Control and Status Endpoint 4 High	1205	
0x148	USBRXCOUNT4	RO	0x0000	USB Receive Byte Count Endpoint 4	1209	
0x14A	USBTXTYPE4	R/W	0x00	USB Host Transmit Configure Type Endpoint 4	1210	
0x14B	USBTXINTERVAL4	R/W	0x00	USB Host Transmit Interval Endpoint 4	1212	
0x14C	USBRXTYPE4	R/W	0x00	USB Host Configure Receive Type Endpoint 4	1213	
0x14D	USBRXINTERVAL4	R/W	0x00	USB Host Receive Polling Interval Endpoint 4	1215	
0x150	USBTXMAXP5	R/W	0x0000	USB Maximum Transmit Data Endpoint 5	1181	
0x152	USBTXCSRL5	R/W	0x00	USB Transmit Control and Status Endpoint 5 Low	1191	
0x153	USBTXCSRH5	R/W	0x00	USB Transmit Control and Status Endpoint 5 High	1195	
0x154	USBRXMAXP5	R/W	0x0000	USB Maximum Receive Data Endpoint 5	1199	
0x156	USBRXCSRL5	R/W	0x00	USB Receive Control and Status Endpoint 5 Low	1200	
0x157	USBRXCSRH5	R/W	0x00	USB Receive Control and Status Endpoint 5 High	1205	
0x158	USBRXCOUNT5	RO	0x0000	USB Receive Byte Count Endpoint 5	1209	
0x15A	USBTXTYPE5	R/W	0x00	USB Host Transmit Configure Type Endpoint 5	1210	
0x15B	USBTXINTERVAL5	R/W	0x00	USB Host Transmit Interval Endpoint 5	1212	
0x15C	USBRXTYPE5	R/W	0x00	USB Host Configure Receive Type Endpoint 5	1213	
0x15D	USBRXINTERVAL5	R/W	0x00	USB Host Receive Polling Interval Endpoint 5	1215	
0x160	USBTXMAXP6	R/W	0x0000	USB Maximum Transmit Data Endpoint 6	1181	

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x162	USBTXCSRL6	R/W	0x00	USB Transmit Control and Status Endpoint 6 Low	1191
0x163	USBTXCSRH6	R/W	0x00	USB Transmit Control and Status Endpoint 6 High	1195
0x164	USBRXMAXP6	R/W	0x0000	USB Maximum Receive Data Endpoint 6	1199
0x166	USBRXCSRL6	R/W	0x00	USB Receive Control and Status Endpoint 6 Low	1200
0x167	USBRXCSRH6	R/W	0x00	USB Receive Control and Status Endpoint 6 High	1205
0x168	USBRXCOUNT6	RO	0x0000	USB Receive Byte Count Endpoint 6	1209
0x16A	USBTXTYPE6	R/W	0x00	USB Host Transmit Configure Type Endpoint 6	1210
0x16B	USBTXINTERVAL6	R/W	0x00	USB Host Transmit Interval Endpoint 6	1212
0x16C	USBRXTYPE6	R/W	0x00	USB Host Configure Receive Type Endpoint 6	1213
0x16D	USBRXINTERVAL6	R/W	0x00	USB Host Receive Polling Interval Endpoint 6	1215
0x170	USBTXMAXP7	R/W	0x0000	USB Maximum Transmit Data Endpoint 7	1181
0x172	USBTXCSRL7	R/W	0x00	USB Transmit Control and Status Endpoint 7 Low	1191
0x173	USBTXCSRH7	R/W	0x00	USB Transmit Control and Status Endpoint 7 High	1195
0x174	USBRXMAXP7	R/W	0x0000	USB Maximum Receive Data Endpoint 7	1199
0x176	USBRXCSRL7	R/W	0x00	USB Receive Control and Status Endpoint 7 Low	1200
0x177	USBRXCSRH7	R/W	0x00	USB Receive Control and Status Endpoint 7 High	1205
0x178	USBRXCOUNT7	RO	0x0000	USB Receive Byte Count Endpoint 7	1209
0x17A	USBTXTYPE7	R/W	0x00	USB Host Transmit Configure Type Endpoint 7	1210
0x17B	USBTXINTERVAL7	R/W	0x00	USB Host Transmit Interval Endpoint 7	1212
0x17C	USBRXTYPE7	R/W	0x00	USB Host Configure Receive Type Endpoint 7	1213
0x17D	USBRXINTERVAL7	R/W	0x00	USB Host Receive Polling Interval Endpoint 7	1215
0x304	USBRQPKTCOUNT1	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 1	1216
0x308	USBRQPKTCOUNT2	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 2	1216
0x30C	USBRQPKTCOUNT3	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 3	1216
0x310	USBRQPKTCOUNT4	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 4	1216
0x314	USBRQPKTCOUNT5	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 5	1216
0x318	USBRQPKTCOUNT6	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 6	1216
0x31C	USBRQPKTCOUNT7	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 7	1216

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x340	USBRXDPKTBUFDIS	R/W	0x0000	USB Receive Double Packet Buffer Disable	1217
0x342	USBTXDPKTBUFDIS	R/W	0x0000	USB Transmit Double Packet Buffer Disable	1218
0x400	USBEPC	R/W	0x0000.0000	USB External Power Control	1219
0x404	USBEPCRIS	RO	0x0000.0000	USB External Power Control Raw Interrupt Status	1222
0x408	USBEPCIM	R/W	0x0000.0000	USB External Power Control Interrupt Mask	1223
0x40C	USBEPCISC	R/W	0x0000.0000	USB External Power Control Interrupt Status and Clear	1224
0x410	USBDRRIS	RO	0x0000.0000	USB Device RESUME Raw Interrupt Status	1225
0x414	USBDRIM	R/W	0x0000.0000	USB Device RESUME Interrupt Mask	1226
0x418	USBDRISC	W1C	0x0000.0000	USB Device RESUME Interrupt Status and Clear	1227
0x41C	USBGPCS	R/W	0x0000.0003	USB General-Purpose Control and Status	1228
0x430	USBVDC	R/W	0x0000.0000	USB VBUS Droop Control	1229
0x434	USBVDCRIS	RO	0x0000.0000	USB VBUS Droop Control Raw Interrupt Status	1230
0x438	USBVDCIM	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Mask	1231
0x43C	USBVDCISC	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Status and Clear	1232
0x444	USBIDVRIS	RO	0x0000.0000	USB ID Valid Detect Raw Interrupt Status	1233
0x448	USBIDVIM	R/W	0x0000.0000	USB ID Valid Detect Interrupt Mask	1234
0x44C	USBIDVISC	R/W1C	0x0000.0000	USB ID Valid Detect Interrupt Status and Clear	1235
0x450	USBDMASEL	R/W	0x0033.2211	USB DMA Select	1236
0xFC0	USBPP	RO	0x0000.08D0	USB Peripheral Properties	1238

18.6 Register Descriptions

The LM4F232H5BB USB controller has On-The-Go (OTG) capabilities as specified in the USB0 bit field in the **DC6** register (see page 257).

OTG B /

This icon indicates that the register is used in OTG B or Device mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode.



This icon indicates that the register is used in OTG A or Host mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode. The USB controller is in OTG B or Device mode upon reset, so the reset values shown for these registers apply to the Device mode definition.

OTG

This icon indicates that the register is used for OTG-specific functions such as ID detection and negotiation. Once OTG negotiation is complete, then the USB controller registers are used according to their Host or Device mode meanings depending on whether the OTG negotiations made the USB controller OTG A (Host) or OTG B (Device).

Register 1: USB Device Functional Address (USBFADDR), offset 0x000




USBFADDR is an 8-bit register that contains the 7-bit address of the Device part of the transaction.

When the USB controller is being used in Device mode (the HOST bit in the **USBDEVCTL** register is clear), this register must be written with the address received through a SET_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

Important: See the section called "Setting the Device Address" on page 1130 for special considerations when writing this register.

USB Device Functional Address (USBFADDR)

Base 0x4005.0000 Offset 0x000 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	FUNCADDR	R/W	0x00	Function Address

Function Address of Device as received through SET_ADDRESS.

Register 2: USB Power (USBPOWER), offset 0x001



USBPOWER is an 8-bit register used for controlling SUSPEND and RESUME signaling and some basic operational aspects of the USB controller.



OTG A / Host Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20



Bit/Field	Name	Туре	Reset	Description		
7:4	reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
3	RESET	R/W	0	RESET Signaling		
				Value Description 1 Enables RESET signaling on the bus.		
				0 Ends RESET signaling on the bus.		
2	RESUME	R/W	0	RESUME Signaling		
				Value Description		
				1 Enables RESUME signaling when the Device is in SUSPEND mode.		
				0 Ends RESUME signaling on the bus.		
				This bit must be cleared by software 20 ms after being set.		
1	SUSPEND	R/W1S	0	SUSPEND Mode		
				Value Description		
				1 Enables SUSPEND mode.		

0

No effect.

Bit/Field	Name	Туре	Reset	Description
0	PWRDNPHY	R/W	0	Power Down PHY
				Value Description
				1 Powers down the internal USB PHY.
				0 No effect.

OTG B / Device Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20

	7	6	5	4	3	2	1	0
	ISOUP	SOFTCONN	rese	rved	RESET	RESUME	SUSPEND	PWRDNPHY
Type	R/W	R/W	RO	RO	RO	R/W	RO	R/W
Reset	0	0	1	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
7	ISOUP	R/W	0	Isochronous Update
				Value Description
				The USB controller waits for an SOF token from the time the TXRDY bit is set in the USBTXCSRLn register before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent.
				0 No effect.
				Note: This bit is only valid for isochronous transfers.
6	SOFTCONN	R/W	0	Soft Connect/Disconnect
				Value Description
				1 The USB D+/D- lines are enabled.
				0 The USB D+/D- lines are tri-stated.
5:4	reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RESET	RO	0	RESET Signaling
				Value Description
				1 RESET signaling is present on the bus.
				RESET signaling is not present on the bus

Bit/Field	Name	Туре	Reset	Description
2	RESUME	R/W	0	RESUME Signaling
				Value Description
				1 Enables RESUME signaling when the Device is in SUSPEND mode.
				0 Ends RESUME signaling on the bus.
				This bit must be cleared by software 10 ms (a maximum of 15 ms) after being set.
1	SUSPEND	RO	0	SUSPEND Mode
				Value Description
				1 The USB controller is in SUSPEND mode.
				O This bit is cleared when software reads the interrupt register or sets the RESUME bit above.
0	PWRDNPHY	R/W	0	Power Down PHY
				Value Description
				1 Powers down the internal USB PHY.
				0 No effect.

Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Important: This register is read-sensitive. See the register description for details.

OTG A / Host



USBTXIS is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the transmit endpoints 1–7. The meaning of the \mathtt{EPn} bits in this register is based on the mode of the device. The $\mathtt{EP1}$ through $\mathtt{EP7}$ bits always indicate that the USB controller is sending data; however, in Host mode, the bits refer to OUT endpoints; while in Device mode, the bits refer to IN endpoints. The $\mathtt{EP0}$ bit is special in Host and Device modes and indicates that either a control IN or control OUT endpoint has generated an interrupt.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

USB Transmit Interrupt Status (USBTXIS)

Base 0x4005.0000 Offset 0x002 Type RO, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved	1	1	_	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Doost	^	^	^	0	^	^	^	^	^	^	^	^	0	^	^	0	

Bit/Field	Name	Type	Reset	Description
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EP7	RO	0	TX Endpoint 7 Interrupt
				Value Description
				0 No interrupt.
				1 The Endpoint 7 transmit interrupt is asserted.
6	EP6	RO	0	TX Endpoint 6 Interrupt
				Same description as EP7.
5	EP5	RO	0	TX Endpoint 5 Interrupt
				Same description as EP7.
4	EP4	RO	0	TX Endpoint 4 Interrupt
				Same description as EP7.
3	EP3	RO	0	TX Endpoint 3 Interrupt
				Same description as EP7.
2	EP2	RO	0	TX Endpoint 2 Interrupt
				Same description as EP7.
1	EP1	RO	0	TX Endpoint 1 Interrupt
				Same description as EP7.

Bit/Field	Name	Type	Reset	Description
0	EP0	RO	0	TX and RX Endpoint 0 Interrupt
				Value Description
				0 No interrupt.
				1 The Endpoint 0 transmit and receive interrupt is asserted.

Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

OTG A /

USBRXIS is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–7 are currently active.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

OTG B / Device

USB Receive Interrupt Status (USBRXIS)

Base 0x4005.0000 Offset 0x004 Type RO, reset 0x0000

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved							EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EP7	RO	0	RX Endpoint 7 Interrupt
				Value Description No interrupt. The Endpoint 7 transmit interrupt is asserted.
6	EP6	RO	0	RX Endpoint 6 Interrupt Same description as EP7.
5	EP5	RO	0	RX Endpoint 5 Interrupt Same description as EP7.
4	EP4	RO	0	RX Endpoint 4 Interrupt Same description as EP7.
3	EP3	RO	0	RX Endpoint 3 Interrupt Same description as EP7.
2	EP2	RO	0	RX Endpoint 2 Interrupt Same description as EP7.
1	EP1	RO	0	RX Endpoint 1 Interrupt Same description as EP7.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006



USBTXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBTXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the USBTXIS register is set. When a bit is cleared, the interrupt in the USBTXIS register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B / Device

USB Transmit Interrupt Enable (USBTXIE)

Base 0x4005.0000

Туре	R/W, rese	et 0xFFFF															
ſ	15 1	14	13	12 rese	11 rved	10	9	8	7 EP7	6 EP6	5 EP5	4 EP4	3 EP3	2 EP2	1 EP1	0 EP0	
ype	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
eset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	15:8		reser	ved	R	0	0	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv			
	7		EP'	7	R/	W	1	TX	Endpoint	7 Interr	upt Enat	ole					
								Value Description									
								1		•		the inte		ntroller w	hen the	EP7 b	
								0		EP7 tran rupt cont		errupt is s	suppress	sed and r	not sent	to the	
	6		EP	6	R/	W	1		Endpoint			ole					
	5		EP:	5	R/	W	1		Endpoint	•		ale					
	Ū						·		ne descri								
	4		EP	4	R/	W	1	TX	Endpoint	4 Interr	upt Enab	ole					
								San	ne descri	iption as	EP7.						
	3		EP:	3	R/	W	1		Endpoint ne descri		•	ole					
	2		EP:	2	R/	١٨/	1		Endpoint	•		No.					
	2		LF.	_	K/	v v	1		ne descri		•	ЛС					
	1		EP	1	R/	W	1	TX	Endpoint	1 Interr	upt Enab	ole					
								San	ne descri	iption as	EP7.						

Bit/Field	Name	Туре	Reset	Description
0	EP0	R/W	1	TX and RX Endpoint 0 Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the EPO bit in the USBTXIS register is set.
				O The EPO transmit and receive interrupt is suppressed and not sent to the interrupt controller.

Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008



USBRXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBRXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the USBRXIS register is set. When a bit is cleared, the interrupt in the **USBRXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B / **Device**

USB Receive Interrupt Enable (USBRXIE)

Base 0x4005.0000 Offset 0x008

Type	R/W, rese															
	15	14	13	12	11	10	9	8	7	6 	5	4	3	2	1 	0
_				rese					EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	RO 0
E	Bit/Field		Nam	ne	Тур	oe .	Reset	Des	cription							
	15:8 reserved				R)	0	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved by preserved across a read-modify-write operation.								
	7		EP	7	R۸	N	1	RX	Endpoin	t 7 Intern	upt Enat	ole				
								Valı	ue Desc	cription						
								1		nterrupt is				ntroller w	hen the	EP7 bit
								0	The	EP7 rece	eive inter			ed and n	ot sent t	o the
	6		EP	6	R/\	N	1	RX Endpoint 6 Interrupt Enable Same description as EP7.								
	5		EP!	5	R/\	N	1	RX Endpoint 5 Interrupt Enable Same description as EP7.								
	4		EP4	4	R/\	N	1			t 4 Interri		ole				
	3		EPS	3	R/\	N	1			t 3 Interri iption as		ole				
	2		EP2	2	R/\	N	1		•	t 2 Interri	•	ole				
	1 EP1 R/W					N	1		•	t 1 Interri	•	ole				
	0	0 reserved					0	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.								

Register 7: USB General Interrupt Status (USBIS), offset 0x00A

Important: This register is read-sensitive. See the register description for details.

OTG A /


USBIS is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.



OTG A / Host Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	RO	0	VBUS Error
				 Value Description 1 VBUS has dropped below the VBUS Valid threshold during a session. 0 No interrupt.
6	SESREQ	RO	0	SESSION REQUEST Value Description 1 SESSION REQUEST signaling has been detected. 0 No interrupt.
5	DISCON	RO	0	Session Disconnect Value Description 1 A Device disconnect has been detected. 0 No interrupt.
4	CONN	RO	0	Session Connect Value Description 1 A Device connection has been detected. 0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
3	SOF	RO	0	Start of Frame
				Value Description 1 A new frame has started.
				0 No interrupt.
2	BABBLE	RO	0	Babble Detected
				Value Description
				Babble has been detected. This interrupt is active only after the first SOF has been sent.
				0 No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
				0 No interrupt.
				This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRRIS , USBDRIM , and USBDRISC registers should be used.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00

	7	6	5	4	3	2	1	0
	reserved		DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Туре	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0 0		0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	RO	0	Session Disconnect
				Value Description

- 1 The device has been disconnected from the host.
- 0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	RO	0	Start of Frame
				Value Description
				1 A new frame has started.
				0 No interrupt.
2	RESET	RO	0	RESET Signaling Detected
				Value Description
				RESET signaling has been detected on the bus.
				0 No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
				0 No interrupt.
				This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRIS , USBDRIM , and USBDRISC registers should be used.
0	SUSPEND	RO	0	SUSPEND Signaling Detected
				Value Description
				1 SUSPEND signaling has been detected on the bus.
				0 No interrupt.

Register 8: USB Interrupt Enable (USBIE), offset 0x00B




USBIE is an 8-bit register that provides interrupt enable bits for each of the interrupts in USBIS. At reset interrupts 1 and 2 are enabled in Device mode.

OTG B / **Device**

OTG A / Host Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	R/W	0	Enable VBUS Error Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the VBUSERR bit in the USBIS register is set.
				O The VBUSERR interrupt is suppressed and not sent to the interrupt controller.
6	SESREQ	R/W	0	Enable Session Request
				Value Description
				An interrupt is sent to the interrupt controller when the SESREEQ bit in the USBIS register is set.
				O The SESREQ interrupt is suppressed and not sent to the interrupt controller.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description

- An interrupt is sent to the interrupt controller when the ${\tt DISCON}$ 1 bit in the **USBIS** register is set.
- The DISCON interrupt is suppressed and not sent to the interrupt 0 controller.

Bit/Field	Name	Туре	Reset	Description
4	CONN	R/W	0	Enable Connect Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the CONN bit in the USBIS register is set.
				0 The CONN interrupt is suppressed and not sent to the interrupt controller.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
				O The SOF interrupt is suppressed and not sent to the interrupt controller.
2	BABBLE	R/W	1	Enable Babble Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the BABBLE bit in the USBIS register is set.
				O The BABBLE interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
				O The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.
				O The DISCON interrupt is suppressed and not sent to the interrupt controller.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
				O The SOF interrupt is suppressed and not sent to the interrupt controller.
2	RESET	R/W	1	Enable RESET Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESET bit in the USBIS register is set.
				O The RESET interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
				The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	SUSPEND	R/W	0	Enable SUSPEND Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SUSPEND bit in the USBIS register is set.
				0 The SUSPEND interrupt is suppressed and not sent to the interrupt controller.

Register 9: USB Frame Value (USBFRAME), offset 0x00C

OTG A /

USBFRAME is a 16-bit read-only register that holds the last received frame number.

Host USB F

USB Frame Value (USBFRAME)

Base 0x4005.0000 Offset 0x00C Type RO, reset 0x0000

OTG B / Device

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved					ı			FRAME			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	FRAME	RO	0x000	Frame Number

Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E



Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The **USBEPIDX** 8-bit register is used with the **USBTXFIFOSZ**, **USBRXFIFOSZ**, **USBTXFIFOADD**, and **USBRXFIFOADD** registers.

OTG B /

Device

USB Endpoint Index (USBEPIDX)

Base 0x4005.0000 Offset 0x00E Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	EPIDX	R/W	0x0	Endpoint Index

This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0x7 corresponds to Endpoint 7.

Register 11: USB Test Mode (USBTEST), offset 0x00F



USBTEST is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for operation described in the *USB 2.0 Specification*, in response to a SET FEATURE: USBTESTMODE command. This register is not used in normal operation.


OTG B /

Note: Only one of these bits should be set at any time.

OTG A / Host Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description	
7	FORCEH	R/W	0	Force Host Mo	ode

Value Description

- Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB controller is connected to any peripheral. The state of the USBODP and USBODM signals is ignored. The USB controller then remains in Host mode until the SESSION bit is cleared, even if a Device is disconnected. If the FORCEH bit remains set, the USB controller re-enters Host mode the next time the SESSION bit is set.
- 0 No effect.

While in this mode, status of the bus connection may be read using the DEV bit of the ${\tt USBDEVCTL}$ register. The operating speed is determined from the <code>FORCEFS</code> bit.

6	FIFOACC	R/W1S	0	FIFO Access
				Value Description
				1 Transfers the

- Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
- 0 No effect.

This bit is cleared automatically.

5 FORCEFS R/W 0 Force Full-Speed Mode

Value Description

- Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
- 0 The USB controller operates at Low Speed.

Bit/Field	Name	Type	Reset	Description
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00

	7	6	5	4	3	2	1	0
	reserved	FIFOACC	FORCEFS			reserved		1
Type	RO	R/W1S	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	FIFOACC	R/W1S	0	FIFO Access
				Value Description
				1 Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
				0 No effect.
				This bit is cleared automatically.
5	FORCEFS	R/W	0	Force Full-Speed Mode
				Value Description
				1 Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
				0 The USB controller operates at Low Speed.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020

Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024

Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028

Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C

Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030

Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034

Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038

Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C

Important: This register is read-sensitive. See the register description for details.

OTG A /

These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.

OTG B /

Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of accesses is allowed provided the data accessed is contiguous. All transfers associated with one packet must be of the same width so that the data is consistently byte-, halfword- or word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.


Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering (see the section called "Single-Packet Buffering" on page 1128). Burst writing of multiple packets is not supported as flags must be set after each packet is written.

Following a STALL response or a transmit error on endpoint 1–7, the associated FIFO is completely flushed.

USB FIFO Endpoint 0 (USBFIFO0)

Base 0x4005.0000 Offset 0x020

Type R/W, reset 0x0000.0000



Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

Register 20: USB Device Control (USBDEVCTL), offset 0x060



USBDEVCTL is an 8-bit register used for controlling and monitoring the USB VBUS line. If the PHY is suspended, no PHY clock is received and the VBUS is not sampled. In addition, in Host mode, **USBDEVCTL** provides the status information for the current operating mode (Host or Device) of the USB controller. If the USB controller is in Host mode, this register also indicates if a full- or low-speed Device has been connected.

USB Device Control (USBDEVCTL)

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80

	7	6	5	4	3	2	1	0
	DEV	FSDEV	LSDEV	VB	US	HOST	HOSTREQ	SESSION
Type	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	1	0	0	0	0	0	0	0

Bit/Field	Nama	Typo	Donot	Description
DIVFIEIU	Name	Type	Reset	Description
7	DEV	RO	1	Device Mode
				Value Description
				0 The USB controller is operating on the OTG A side of the cable.
				1 The USB controller is operating on the OTG B side of the cable.
				Note: This value is only valid while a session is in progress.
6	FSDEV	RO	0	Full-Speed Device Detected
				Value Description
				0 A full-speed Device has not been detected on the port.
				1 A full-speed Device has been detected on the port.
5	LSDEV	RO	0	Low-Speed Device Detected
				Value Description
				O A low-speed Device has not been detected on the port.
				1 A low-speed Device has been detected on the port.
4:3	VBUS	RO	0x0	VBUS Level
				Value Description
				0x0 Below SessionEnd
				VBUS is detected as under 0.5 V.
				0x1 Above SessionEnd, below AValid
				VBUS is detected as above 0.5 V and under 1.5 V.
				0x2 Above AValid, below VBUSValid
				VBUS is detected as above 1.5 V and below 4.75 V.
				0x3 Above VBUSValid
				VBUS is detected as above 4.75 V.

Bit/Field	Name	Type	Reset	Description
2	HOST	RO	0	Host Mode
				Value Description The USB controller is acting as a Device.
				1 The USB controller is acting as a Host.
				Note: This value is only valid while a session is in progress.
1	HOSTREQ	R/W	0	Host Request
				Value Description
				0 No effect.
				1 Initiates the Host Negotiation when SUSPEND mode is entered.
				This bit is cleared when Host Negotiation is completed.
0	SESSION	R/W	0	Session Start/End
				When operating as an OTG A device:
				Value Description
				0 When cleared by software, this bit ends a session.
				1 When set by software, this bit starts a session.

Value Description

When operating as an OTG B device:

- The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect.
- The USB controller has started a session. When set by software, the Session Request Protocol is initiated.

Note: Clearing this bit when the USB controller is not suspended results in undefined behavior.

Register 21: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 22: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063



These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)

OTG B /

Base 0x4005.0000 Offset 0x062 Type R/W, reset 0x00

	7	6	5	4	3	2	1	0
	reserved			DPB		SIZ	ZE	
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DPB	R/W	0	Double Packet Buffer Support
				Value Description
				0 Only single-packet buffering is supported.
				1 Double-packet buffering is supported.
3:0	SIZE	R/W	0x0	Max Packet Size

Maximum packet size to be allowed.

If ${\tt DPB}$ = 0, the FIFO also is this size; if ${\tt DPB}$ = 1, the FIFO is twice this size.

Value	Packet Size (Bytes)
0x0	8
0x1	16
0x2	32
0x3	64
0x4	128
0x5	256
0x6	512
0x7	1024
8x0	2048
0x9-0xF	Reserved

Register 23: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 24: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066




USBTXFIFOADD and **USBRXFIFOADD** are 16-bit registers that control the start address of the selected transmit and receive endpoint FIFOs.

USB Transmit FIFO Start Address (USBTXFIFOADD)

OTG B / Device





Bit/Field	Name	Туре	Reset	Description
15:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8:0	ADDR	R/W	0x00	Transmit/Receive Start Address Start address of the endpoint FIFO.

Value	Start Address
0x0	0
0x1	8
0x2	16
0x3	24
0x4	32
0x5	40
0x6	48
0x7	56
0x8	64
•••	
0x1FF	4095

Register 25: USB Connect Timing (USBCONTIM), offset 0x07A

OTG A /

This 8-bit configuration register specifies connection and negotiation delays.

Host

USB Connect Timing (USBCONTIM)

Base 0x4005.0000 Offset 0x07A Type R/W, reset 0x5C

OTG B / Device

	7	6	5	4	3	2	1	0
		WTCON			WTID			
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Ω	1	Λ	1	1	1	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
7:4	WTCON	R/W	0x5	Connect Wait
				This field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 μ s.
3:0	WTID	R/W	0xC	Wait ID
				This field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms.


Register 26: USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B

OTG

This 8-bit configuration register specifies the duration of the VBUS pulsing charge.

USB OTG VBUS Pulse Timing (USBVPLEN)

Base 0x4005.0000 Offset 0x07B Type R/W, reset 0x3C



Bit/Field	Name	Type	Reset	Description
7:0	VPLEN	R/W	0x3C	VBUS Pulse Length

This field configures the duration of the VBUS pulsing charge in units of 546.1 μs . The default corresponds to 32.77 ms.

Register 27: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D


OTG A /

This 8-bit configuration register specifies the minimum time gap allowed between the start of the last transaction and the EOF for full-speed transactions.

USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF)

OTG B /
Device

Base 0x4005.0000 Offset 0x07D Type R/W, reset 0x77



Bit/Field Name Type Reset Description

7:0 FSEOFG R/W 0x77 Full-Speed End-of-Frame Gap

This field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 μs .

Register 28: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E


OTG A /

This 8-bit configuration register specifies the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.

USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF)

OTG B /
Device

Base 0x4005.0000 Offset 0x07E Type R/W, reset 0x72



Bit/Field Name Type Reset Description

7:0 LSEOFG R/W 0x72 Low-Speed End-of-Frame Gap

This field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 μ s. The default corresponds to 121.6 μ s.

Register 29: USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080

Register 30: USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088

Register 31: USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090

Register 32: USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098

Register 33: USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0

Register 34: USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8

Register 35: USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0

Register 36: USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8




USBTXFUNCADDRn is an 8-bit read/write register that records the address of the target function to be accessed through the associated endpoint (EPn). **USBTXFUNCADDRn** must be defined for each transmit endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0)

Base 0x4005.0000 Offset 0x080 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address Specifies the USB bus address for the target Device.

Register 37: USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082

Register 38: USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A

Register 39: USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092

Register 40: USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A

Register 41: USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2

Register 42: USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA

Register 43: USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2

Register 44: USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA




USBTXHUBADDRn is an 8-bit read/write register that, like **USBTXHUBPORTn**, only must be written when a USB Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0)

Base 0x4005.0000 Offset 0x082 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Hub Address
				This field specifies the USB bus address for the USB 2.0 hub.

1176 November 08, 2011

Register 45: USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083

Register 46: USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B

Register 47: USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093

Register 48: USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B

Register 49: USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3

Register 50: USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB

Register 51: USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3

Register 52: USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB




USBTXHUBPORTn is an 8-bit read/write register that, like **USBTXHUBADDRn**, only must be written when a full- or low-speed Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0)

Base 0x4005.0000 Offset 0x083 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6.0	DODT	DAM	0,400	Hub Dort

This field specifies the USB hub port number.

Register 53: USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C

Register 54: USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094

Register 55: USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C

Register 56: USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4

Register 57: USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC

Register 58: USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4

Register 59: USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC




USBRXFUNCADDRn is an 8-bit read/write register that records the address of the target function accessed through the associated endpoint (EPn). **USBRXFUNCADDRn** must be defined for each receive endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1)

Base 0x4005.0000 Offset 0x08C Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address

This field specifies the USB bus address for the target Device.

Register 60: USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E

Register 61: USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096

Register 62: USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E

Register 63: USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6

Register 64: USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE

Register 65: USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6

Register 66: USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE




USBRXHUBADDRn is an 8-bit read/write register that, like **USBRXHUBPORTn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1)

Base 0x4005.0000 Offset 0x08E Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Hub Address

This field specifies the USB bus address for the USB 2.0 hub.

Register 67: USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F

Register 68: USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097

Register 69: USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F

Register 70: USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7

Register 71: USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF

Register 72: USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7

Register 73: USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF




USBRXHUBPORTn is an 8-bit read/write register that, like **USBRXHUBADDRn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1)

Base 0x4005.0000 Offset 0x08F Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	PORT	R/W	0x00	Hub Port

This field specifies the USB hub port number.

Register 74: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 75: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 76: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Register 77: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140

Register 78: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150

Register 79: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160

Register 80: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170

OTG A / Host The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

OTG B /
Device

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.


The total amount of data represented by the value written to this register must not exceed the FIFO size for the transmit endpoint, and must not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO must be completely flushed (using the FLUSH bit in **USBTXCSRLn**) after writing the new value to this register.

Note: USBTXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Basic Mode.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000 Offset 0x110 Type R/W, reset 0x0000



Register 81: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102




USBCSRL0 is an 8-bit register that provides control and status bits for endpoint 0.

OTG B / Device

OTG A / Host Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	NAKTO	R/W	0	NAK Timeout
				Value Description
				0 No timeout.
				Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register.
				Software must clear this bit to allow the endpoint to continue.
6	STATUS	R/W	0	STATUS Packet
				Value Description
				0 No transaction.
				1 Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set.
				Setting this bit ensures that the DT bit is set in the USBCSRH0 register so that a DATA1 packet is used for the STATUS stage transaction.
				This bit is automatically cleared when the STATUS stage is over.
5	REQPKT	R/W	0	Request Packet
				Value Description
				0 No request.
				1 Requests an IN transaction.
				This bit is cleared when the RXRDY bit is set.

Bit/Field	Name	Туре	Reset	Description
4	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to perform a transaction with no response from the peripheral. The EP0 bit in the USBTXIS register is also set in this situation.
				Software must clear this bit.
3	SETUP	R/W	0	Setup Packet
				Value Description
				0 Sends an OUT token.
				Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.
				Setting this bit always clears the ${\tt DT}$ bit in the $\textbf{USBCSRH0}$ register to send a DATA0 packet.
2	STALLED	R/W	0	Endpoint Stalled
				Value Description
				0 No handshake has been received.
				1 A STALL handshake has been received.
				Software must clear this bit.
1	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				Software sets this bit after loading a data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation.
				If both the TXRDY and SETUP bits are set, a setup packet is sent. If just TXRDY is set, an OUT packet is sent.
				This bit is cleared automatically when the data packet has been transmitted.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No received packet has been received.
				Indicates that a data packet has been received in the RX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.


November 08, 2011 1183

Software must clear this bit after the packet has been read from the FIFO to acknowledge that the data has been read from the FIFO.

OTG B / Device Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	SETENDC	W1C	0	Setup End Clear
				Writing a 1 to this bit clears the SETEND bit.
6	RXRDYC	W1C	0	RXRDY Clear
				Writing a 1 to this bit clears the RXRDY bit.
5	STALL	R/W	0	Send Stall
				Value Description
				0 No effect.
				1 Terminates the current transaction and transmits the STALL handshake.
				This bit is cleared automatically after the STALL handshake is transmitted.
4	SETEND	RO	0	Setup End
				Value Description
				O A control transaction has not ended or ended after the DATAEND bit was set.
				A control transaction has ended before the DATAEND bit has been set. The EP0 bit in the USBTXIS register is also set in this situation.
				This bit is cleared by writing a 1 to the SETENDC bit.
3	DATAEND	R/W	0	Data End
				Value Description
				0 No effect.
				1 Set this bit in the following situations:
				■ When setting TXRDY for the last data packet
				■ When clearing RXRDY after unloading the last data

This bit is cleared automatically.

packet

■ When setting TXRDY for a zero-length data packet

Bit/Field	Name	Туре	Reset	Description
2	STALLED	R/W	0	Endpoint Stalled
				Value Description O A STALL handshake has not been transmitted. A STALL handshake has been transmitted. Software must clear this bit.
1	TXRDY	R/W	0	Transmit Packet Ready Value Description 0 No transmit packet is ready. 1 Software sets this bit after loading an IN data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation.
0	RXRDY	RO	0	This bit is cleared automatically when the data packet has been transmitted. Receive Packet Ready
				 Value Description No data packet has been received. A data packet has been received. The EPO bit in the USBTXIS

register is also set in this situation. This bit is cleared by writing a 1 to the ${\tt RXRDYC}$ bit.

Register 82: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103




USBSR0H is an 8-bit register that provides control and status bits for endpoint 0.



OTG A / Host Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



7:3 reserved RO 0x0 Software should not rely on the value of a reserved bit. I compatibility with future products, the value of a reserved preserved across a read-modify-write operation.	•
2 DTWE R/W 0 Data Toggle Write Enable	
 Value Description The DT bit cannot be written. Enables the current state of the endpoint 0 data to written (see DT bit). 	oggle to be
This bit is automatically cleared once the new value is w	ritten.
1 DT R/W 0 Data Toggle	
When read, this bit indicates the current state of the end toggle.	

If DTWE is set, this bit may be written with the required setting of the data toggle. If DTWE is Low, this bit cannot be written. Care should be taken when writing to this bit as it should only be changed to RESET USB endpoint 0.

Bit/Field	Name	Type	Reset	Description
0	FLUSH	R/W	0	Flush FIFO

Value Description

- No effect.
- Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.


This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted.

OTG B / Device Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FLUSH	R/W	0	Flush FIFO

Value Description

- 0 No effect.
- Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.

This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set.

At other times, it may cause data to be corrupted.

Register 83: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108




USBCOUNT0 is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while the RXRDY bit is set.

OTG B / Device

USB Receive Byte Count Endpoint 0 (USBCOUNT0)

Base 0x4005.0000 Offset 0x108 Type RO, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	COUNT	RO	0x00	FIFO Count

 ${\tt COUNT}$ is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO.

Register 84: USB Type Endpoint 0 (USBTYPE0), offset 0x10A



This is an 8-bit register that must be written with the operating speed of the targeted Device being communicated with using endpoint 0.

USB Type Endpoint 0 (USBTYPE0)

Base 0x4005.0000

Name

Offset 0x10A Type R/W, reset 0x00

Bit/Field



Type

Reset

7:	6	SPEED	R/W	0x0		Speed specifies the operating speed of the target Device. If selected, is assumed to have the same connection speed as the USB
					Value	Description
					0x0 - 0x1	Reserved
					0x2	Full
					0x3	Low
5:	0	reserved	RO	0x0	Software s	should not rely on the value of a reserved bit. To provide

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 85: USB NAK Limit (USBNAKLMT), offset 0x10B




USBNAKLMT is an 8-bit register that sets the number of frames after which endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their **USBTXINTERVALn** and **USBRXINTERVALn** registers.)

The number of frames selected is $2^{(m-1)}$ (where m is the value set in the register, with valid values of 2–16). If the Host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint is halted.

Note: A value of 0 or 1 disables the NAK timeout function.

USB NAK Limit (USBNAKLMT)

Base 0x4005.0000 Offset 0x10B Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	NAKLMT	R/W	0x0	EP0 NAK Limit

This field specifies the number of frames after receiving a stream of NAK responses.

Register 86: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 87: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 88: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Register 89: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142

Register 90: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152

Register 91: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162

Register 92: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172




USBTXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.



OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	NAKTO	R/W	0	NAK Timeout

Value Description

0 No timeout.

Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVALn register. Software must clear this bit to allow the endpoint to continue.

Bit/Field	Name	Туре	Reset	Description
6	CLRDT	R/W	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register.
5	STALLED	R/W	0	Endpoint Stalled
				Value Description
				0 A STALL handshake has not been received.
				Indicates that a STALL handshake has been received. When this bit is set, any μDMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
				Software must clear this bit.
4	SETUP	R/W	0	Setup Packet
				Value Description
				0 No SETUP token is sent.
				Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.
				Note: Setting this bit also clears the DT bit in the USBTXCSRHn register.
3	FLUSH	R/W	0	Flush FIFO
				Value Description
				0 No effect.
				Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation.
				This bit may be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.
				Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation.
				Software must clear this bit.

Note:

This is valid only when the endpoint is operating in Bulk or Interrupt mode.

Bit/Field	Name	Type	Reset	Description
1	FIFONE	R/W	0	FIFO Not Empty
				Value Description The FIFO is empty. At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready

Value Description


- 0 No transmit packet is ready.
- 1 Software sets this bit after loading a data packet into the TX FIFO

This bit is cleared automatically when a data packet has been transmitted. The \mathtt{EPn} bit in the **USBTXIS** register is also set at this point. \mathtt{TXRDY} is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	CLRDT	R/W	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register.
5	STALLED	R/W	0	Endpoint Stalled

Value Description

- 0 A STALL handshake has not been transmitted.
- 1 A STALL handshake has been transmitted. The FIFO is flushed and the TXRDY bit is cleared.

Software must clear this bit.

Bit/Field	Name	Туре	Reset	Description
4	STALL	R/W	0	Send STALL
				Value Description 0 No effect. 1 Issues a STALL handshake to an IN token. Software clears this bit to terminate the STALL condition.
				Note: This bit has no effect in isochronous transfers.
3	FLUSH	R/W	0	Value Description No effect. Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. This bit may be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	UNDRN	R/W	0	Underrun Value Description 0 No underrun. 1 An IN token has been received when TXRDY is not set. Software must clear this bit.
1	FIFONE	R/W	0	FIFO Not Empty Value Description The FIFO is empty. At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready Value Description 0 No transmit packet is ready. 1 Software sets this bit after loading a data packet into the TX FIFO. This bit is cleared automatically when a data packet has been

transmitted. The EPn bit in the **USBTXIS** register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 93: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 94: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 95: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Register 96: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143

Register 97: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153

Register 98: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163

Register 99: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173




USBTXCSRHn is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.



OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	AUTOSET	R/W	0	Auto Set

Value Description

- 0 The TXRDY bit must be set manually.
- 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in **USBTXMAXPn**) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.

Bit/Field	Name	Туре	Reset	Description
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	MODE	R/W	0	Mode
				Value Description
				0 Enables the endpoint direction as RX.
				1 Enables the endpoint direction as TX.
				Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the transmit endpoint.
				1 Enables the μDMA request for the transmit endpoint.
				Note: 3 TX and 3 /RX endpoints can be connected to the µDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, OF DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
3	FDT	R/W	0	Force Data Toggle
				Value Description
				0 No effect.
				1 Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				Value Description O An interrupt is generated after every µDMA packet transfer.
				 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1	DTWE	R/W	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the transmit endpoint data to be written (see DT bit).
				This bit is automatically cleared once the new value is written.

Bit/Field	Name	Туре	Reset	Description
0	DT	R/W	0	Data Toggle


When read, this bit indicates the current state of the transmit endpoint data toggle.

If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint.

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOSET	R/W	0	Auto Set
				Value Description
				0 The TXRDY bit must be set manually.
				1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0	Isochronous Transfers
				Value Description
				0 Enables the transmit endpoint for bulk or interrupt transfers.
				1 Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0	Mode
				Value Description

0

1

Note: This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions.

Enables the endpoint direction as RX. Enables the endpoint direction as TX.

Bit/Field	Name	Туре	Reset	Description
4	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the transmit endpoint.
				1 Enables the μDMA request for the transmit endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
3	FDT	R/W	0	Force Data Toggle
				Value Description
				0 No effect.
				Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 100: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 101: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 102: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Register 103: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144

Register 104: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154

Register 105: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164

Register 106: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174

OTG A /

The **USBRXMAXPn** is a 16-bit register which defines the maximum amount of data that can be transferred through the selected receive endpoint in a single operation.

OTG B /


Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations.

The total amount of data represented by the value written to this register must not exceed the FIFO size for the receive endpoint, and must not exceed half the FIFO size if double-buffering is required.

Note: USBRXMAXPn must be set to an even number of bytes for proper interrupt generation in μ DMA Basic mode.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)

Base 0x4005.0000 Offset 0x114 Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	MAXLOAD	R/W	0x000	Maximum Payload

The maximum payload in bytes per transaction.

Register 107: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 108: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 109: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Register 110: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146

Register 111: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156

Register 112: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166

Register 113: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176



USBRXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.



OTG A / Host Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00

	7	6	5	4	3	2	1	0
	CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
Туре	W1C	R/W	R/W	R/W	R/W	R/W	RO	R/W
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
7	CLRDT	W1C	0	Clear Data Toggle Writing a 1 to this bit clears the \mathtt{DT} bit in the USBRXCSRHn register.
6	STALLED	R/W	0	Endpoint Stalled

Value Description

- 0 A STALL handshake has not been received.
- A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.

Software must clear this bit.

Bit/Field	Name	Туре	Reset	Description
5	REQPKT	R/W	0	Request Packet
				Value Description 0 No request. 1 Requests an IN transaction.
				This bit is cleared when RXRDY is set.
4	FLUSH	R/W	0	Flush FIFO
				Value Description 0 No effect. 1 Flushes the next packet to be read from the endpoint receive
				FIFO. The FIFO pointer is reset and the RXRDY bit is cleared. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.
				Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.
3	DATAERR / NAKTO	R/W	0	Data Error / NAK Timeout
				Value Description
				0 Normal operation.
				1 Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared.
				Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVALn register. Software must clear this bit to allow the endpoint to continue.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to receive a packet and no data packet has been received. The EPn bit in the USBRXIS register is set in this situation.
				Software must clear this bit.
				Note: This bit is only valid when the receive endpoint is operating in Bulk or Interrupt mode. In Isochronous mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.

Bit/Field	Name	Type	Reset	Description
0	RXRDY	R/W	0	Receive Packet Ready

Value Description


- 0 No data packet has been received.
- A data packet has been received. The EPn bit in the USBRXIS register is also set in this situation.

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	CLRDT	W1C	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBRXCSRHn register.
6	STALLED	R/W	0	Endpoint Stalled
				Value Description O A STALL handshake has not been transmitted. 1 A STALL handshake has been transmitted. Software must clear this bit.
5	STALL	R/W	0	Send STALL

Value Description

- 0 No effect.
- 1 Issues a STALL handshake.

Software must clear this bit to terminate the STALL condition.

Note: This bit has no effect where the endpoint is being used for isochronous transfers.

Bit/Field	Name	Туре	Reset	Description
4	FLUSH	R/W	0	Flush FIFO
				Value Description No effect. Flushes the next packet from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared. The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.
3	DATAERR	RO	0	Data Error Value Description Normal operation. Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error.
				This bit is cleared when RXRDY is cleared. Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
2	OVER	R/W	0	Overrun
				Value Description No overrun error. Indicates that an OUT packet cannot be loaded into the receive FIFO.
				Software must clear this bit.
				Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.

November 08, 2011 1203

Bit/Field	Name	Type	Reset	Description
0	RXRDY	R/W	0	Receive Packet Ready

Value Description

- 0 No data packet has been received.
- A data packet has been received. The EPn bit in the USBRXIS register is also set in this situation.

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

Register 114: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 115: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 116: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Register 117: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147

Register 118: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157

Register 119: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167

Register 120: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177




USBRXCSRHn is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.



OTG A / Host Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00




Bit/Field	Name	Туре	Reset	Description
7	AUTOCL	R/W	0	Auto Clear
				Value Description
				0 No effect.
				1 Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 1137.
6	AUTORQ	R/W	0	Auto Request
				Value Description
				0 No effect.
				1 Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared.
				Note: This bit is automatically cleared when a short packet is received.
5	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the receive endpoint.
				1 Enables the μDMA request for the receive endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the µDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
4	PIDERR	RO	0	PID Error
				Value Description
				0 No error.
				1 Indicates a PID error in the received packet of an isochronous transaction.
				This bit is ignored in bulk or interrupt transactions.
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.

Bit/Field	Name	Type	Reset	Description
2	DTWE	RO	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the receive endpoint data to be written (see DT bit).
				This bit is automatically cleared once the new value is written.
1	DT	RO	0	Data Toggle
				When read, this bit indicates the current state of the receive data toggle.
				If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



AUTOCL

Bit/Field	Name	Туре	Reset	Description

R/W

Value Description

Auto Clear

- 0 No effect.
- 1 Enables the RXRDY bit to be automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the **USBRXMAXPn** register, see "DMA Operation" on page 1137.

6 ISO R/W 0 Isochronous Transfers

Value Description

- 0 Enables the receive endpoint for isochronous transfers.
- 1 Enables the receive endpoint for bulk/interrupt transfers.

Bit/Field	Name	Туре	Reset	Description
5	DMAEN	R/W	0	DMA Request Enable
				 Value Description Disables the μDMA request for the receive endpoint. Enables the μDMA request for the receive endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
4	DISNYET / PIDERR	R/W	0	Disable NYET / PID Error
				Value Description
				0 No effect.
				1 For bulk or interrupt transactions: Disables the sending of NYET handshakes. When this bit is set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full.
				For isochronous transactions: Indicates a PID error in the received packet.
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
2:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 121: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 122: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 123: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138

Register 124: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148

Register 125: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158

Register 126: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168

Register 127: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178

OTG A / Host **Note:** The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the **USBRXCSRLn** register is set.


USBRXCOUNTn is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

OTG B /
Device

USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Base 0x4005.0000 Offset 0x118

Type RO, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:13	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	COUNT	RO	0x000	Receive Packet Count Indicates the number of bytes in the receive packet.

Register 128: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A

Register 129: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A

Register 130: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A

Register 131: USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A

Register 132: USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A

Register 133: USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A


Register 134: USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A



USBTXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected transmit endpoint, and its operating speed.

USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1)

Base 0x4005.0000 Offset 0x11A Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description	
7:6	SPEED	R/W	0x0	Operating Spec	he

This bit field specifies the operating speed of the target Device:

Value Description

0x0 Default

The target is assumed to be using the same connection speed as the USB controller.

0x1 Reserved

0x2 Full

0x3 Low

Bit/Field	Name	Туре	Reset	Description
5:4	PROTO	R/W	0x0	Protocol Software must configure this bit field to select the required protocol for the transmit endpoint:
				Value Description 0x0 Control 0x1 Isochronous 0x2 Bulk 0x3 Interrupt
3:0	TEP	R/W	0x0	Target Endpoint Number Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration.

Register 135: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B

Register 136: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B

Register 137: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B

Register 138: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B

Register 139: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B

Register 140: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B

Register 141: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B



USBTXINTERVALn is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected transmit endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.


The **USBTXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is <i>m</i> frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 ^(m-1) frames.
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1)

Base 0x4005.0000 Offset 0x11B Type R/W, reset 0x00

E



Bit/Field	Name	Type	Reset	Description
7:0	TXPOLL / NAKLMT	R/W	0x00	TX Polling / NAK Limit

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 142: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C

Register 143: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C

Register 144: USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C

Register 145: USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C

Register 146: USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C

Register 147: USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C


Register 148: USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C



USBRXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected receive endpoint, and its operating speed.

USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1)

Base 0x4005.0000 Offset 0x11C Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description	
7:6	SPEED	R/W	0x0	Operating Spee	h

This bit field specifies the operating speed of the target Device:

Value Description

0x0 Default

The target is assumed to be using the same connection speed as the USB controller.

0x1 Reserved

0x2 Full

0x3 Low

Bit/Field	Name	Type	Reset	Description
5:4	PROTO	R/W	0x0	Protocol Software must configure this bit field to select the required protocol for the receive endpoint:
				Value Description 0x0 Control 0x1 Isochronous 0x2 Bulk 0x3 Interrupt
3:0	TEP	R/W	0x0	Target Endpoint Number Software must set this value to the endpoint number contained in the receive endpoint descriptor returned to the USB controller during Device enumeration.

Register 149: USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D

Register 150: USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D

Register 151: USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D

Register 152: USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D

Register 153: USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D

Register 154: USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D

Register 155: USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D

OTG A /


USBRXINTERVALn is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected receive endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The **USBRXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is <i>m</i> frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 ^(m-1) frames.
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1)

Base 0x4005.0000 Offset 0x11D Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:0	TXPOLL / NAKLMT	R/W	0x00	RX Polling / NAK Limit

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 156: USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304

Register 157: USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308

Register 158: USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C

Register 159: USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310

Register 160: USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314

Register 161: USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset 0x318

Register 162: USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C




This 16-bit read/write register is used in Host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets to receive endpoint n. The USB controller uses the value recorded in this register to determine the number of requests to issue where the AUTORO bit in the **USBRXCSRHn** register has been set. See "IN Transactions as a Host" on page 1133.

Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1)

Base 0x4005.0000 Offset 0x304 Type R/W, reset 0x0000



Sets the number of packets of the size defined by the ${\tt MAXLOAD}$ bit field that are to be transferred in a block transfer.

Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORO is not set.

Register 163: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340

OTG A / Host **USBRXDPKTBUFDIS** is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 1129).

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO						
Reset	Ω	0	0	0	Ω	0	Ω	0	0	0	0	Ω	Ω	0	Ω	0

Bit/Field	Name	Type	Reset	Description
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EP7	R/W	0	EP7 RX Double-Packet Buffer Disable
				Value Description
				0 Disables double-packet buffering.
				1 Enables double-packet buffering.
6	EP6	R/W	0	EP6 RX Double-Packet Buffer Disable Same description as EP7.
F	ED5	DAM	0	·
5	EP5	R/W	0	EP5 RX Double-Packet Buffer Disable Same description as EP7.
4	EP4	R/W	0	EP4 RX Double-Packet Buffer Disable
4	CF4	IX/VV	U	Same description as EP7.
3	EP3	R/W	0	EP3 RX Double-Packet Buffer Disable
3	LI 3	1000	O	Same description as EP7.
				·
2	EP2	R/W	0	EP2 RX Double-Packet Buffer Disable
				Same description as EP7.
1	EP1	R/W	0	EP1 RX Double-Packet Buffer Disable
				Same description as EP7.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 164: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342

OTG A / Host **USBTXDPKTBUFDIS** is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 1128).

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO						
Reset	Ω	0	0	0	Ω	0	Ω	0	0	0	0	Ω	Ω	0	Ω	0

Bit/Field	Name	Type	Reset	Description
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EP7	R/W	0	EP7 TX Double-Packet Buffer Disable
				Value Description
				0 Disables double-packet buffering.
				1 Enables double-packet buffering.
6	EP6	R/W	0	EP6 TX Double-Packet Buffer Disable Same description as EP7.
				Same description as EP /.
5	EP5	R/W	0	EP5 TX Double-Packet Buffer Disable
				Same description as EP7.
4	EP4	R/W	0	EP4 TX Double-Packet Buffer Disable
				Same description as EP7.
3	EP3	R/W	0	EP3 TX Double-Packet Buffer Disable
				Same description as EP7.
2	EP2	R/W	0	EP2 TX Double-Packet Buffer Disable
				Same description as EP7.
1	EP1	R/W	0	EP1 TX Double-Packet Buffer Disable
				Same description as EP7.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 165: USB External Power Control (USBEPC), offset 0x400

OTG A / Host This 32-bit register specifies the function of the two-pin external power interface (USB0EPEN and USB0PFLT). The assertion of the power fault input may generate an automatic action, as controlled by the hardware configuration registers. The automatic action is necessary because the fault condition may require a response faster than one provided by firmware.

OTG B /
Device


D:4/E:-14

7

USB External Power Control (USBEPC)

Base 0x4005.0000 Offset 0x400

Type R/W, reset 0x0000.0000



Bivrieid	Name	туре	Reset	Description
31:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	PFLTACT	R/W	0x0	Power Fault Action

D = = ==i=+i==

This bit field specifies how the ${\tt USB0EPEN}$ signal is changed when detecting a USB power fault.

Value Description 0x0 Unchanged

 $\tt USB0EPEN$ is controlled by the combination of the $\tt EPEN$ and $\tt EPENDE$ bits.

0x1 Tristate

USB0EPEN is undriven (tristate).

0x2 Low

USB0EPEN is driven Low.

0x3 High

USB0EPEN is driven High.

reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6	PFLTAEN	R/W	0	Power Fault Action Enable This bit specifies whether a USB power fault triggers any automatic
				corrective action regarding the driven state of the USB0EPEN signal.
				Value Description
				0 Disabled
				USB0EPEN is controlled by the combination of the EPEN and EPENDE bits.
				1 Enabled
				The USB0EPEN output is automatically changed to the state specified by the PFLTACT field.
5	PFLTSEN	R/W	0	Power Fault Sense
				This bit specifies the logical sense of the USB0PFLT input signal that indicates an error condition.
				The complementary state is the inactive state.
				Value Description
				0 Low Fault
				If USBOPFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit).
				1 High Fault
				If ${\tt USBOPFLT}$ is driven High, the power fault is signaled internally (if enabled by the ${\tt PFLTEN}$ bit).
4	PFLTEN	R/W	0	Power Fault Input Enable
				This bit specifies whether the ${\tt USBOPFLT}$ input signal is used in internal logic.
				Value Description
				0 Not Used
				The USBOPFLT signal is ignored.
				1 Used
				The USBOPFLT signal is used internally.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	EPENDE	R/W	0	EPEN Drive Enable This bit specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USB0EPEN signal is placed in a high-impedance state. Value Description 0 Not Driven The USB0EPEN signal is high impedance. 1 Driven The USB0EPEN signal is driven to the logical value specified by the value of the EPEN field. The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers may bias the power supply enable to the disabled state using a large resistor (100 kΩ) and later configure and
1:0	EPEN	R/W	0x0	 drive the output signal to enable the power supply. External Power Supply Enable Configuration This bit field specifies and controls the logical value driven on the USB0EPEN signal. Value Description 0x0 Power Enable Active Low

Register 166: USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404

OTG A / Host


This 32-bit register specifies the unmasked interrupt status of the two-pin external power interface.

USB External Power Control Raw Interrupt Status (USBEPCRIS)

Base 0x4005.0000

Offset 0x404 Type RO, reset 0x0000.0000

OTG B / **Device**



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	RO	0	USB Power Fault Interrupt Status

Value Description

- 1 A Power Fault status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the PF bit in the **USBEPCISC** register.

Register 167: USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408

OTG A /


This 32-bit register specifies the interrupt mask of the two-pin external power interface.

USB External Power Control Interrupt Mask (USBEPCIM)

Base 0x4005.0000

Offset 0x408
Type R/W, reset 0x0000.0000

OTG B /
Device



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	R/W	0	USB Power Fault Interrupt Mask

Value Description

- 1 The raw interrupt signal from a detected power fault is sent to the interrupt controller.
- 0 A detected power fault does not affect the interrupt status.

Register 168: USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C




This 32-bit register specifies the masked interrupt status of the two-pin external power interface. It also provides a method to clear the interrupt state.

USB External Power Control Interrupt Status and Clear (USBEPCISC)

OTG B /

Base 0x4005.0000 Offset 0x40C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	R/W1C	0	USB Power Fault Interrupt Status and Clear

Value Description

- 1 The PF bits in the USBEPCRIS and USBEPCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.


This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt PF}$ bit in the **USBEPCRIS** register.

Register 169: USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410

OTG A / Host The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

USB Device RESUME Raw Interrupt Status (USBDRRIS)

OTG B / Device Base 0x4005.0000 Offset 0x410 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description					
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
0	RESUME	RO	0	RESUME Interrupt Status					

Value Description

- 1 A RESUME status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt RESUME}$ bit in the ${\tt USBDRISC}$ register.

Register 170: USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414




The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.

OTG B / Device

USB Device RESUME Interrupt Mask (USBDRIM)

Base 0x4005.0000

Offset 0x414 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	RESUME	R/W	0	RESUME Interrupt Mask				

Value Description


- 1 The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the **USBIS** register is set).
- 0 A detected RESUME does not affect the interrupt status.

Register 171: USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418

OTG A / Host The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

USB Device RESUME Interrupt Status and Clear (USBDRISC)

OTG B / Device Base 0x4005.0000 Offset 0x418 Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	RESUME	R/W1C	0	RESUME Interrupt Status and Clear				

Value Description

- 1 The RESUME bits in the **USBDRRIS** and **USBDRCIM** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the $\tt RESUME$ bit in the USBDRCRIS register.

Register 172: USB General-Purpose Control and Status (USBGPCS), offset 0x41C

OTG A / Host

OTG B / **Device**

USBGPCS provides the state of the internal ID signal.


When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device

operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

USB General-Purpose Control and Status (USBGPCS)

Base 0x4005.0000 Offset 0x41C

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DEVMODOTG	R/W	1	Enable Device Mode
				This bit enables the ${\tt DEVMOD}$ bit to control the state of the internal ID signal in OTG mode.
				Value Description
				The mode is specified by the state of the internal ID signal.
				1 This bit enables the DEVMOD bit to control the internal ID signal.
0	DEVMOD	R/W	1	Device Mode
				This bit specifies the state of the internal ID signal in Host mode and in OTG mode when the DEVMODOTG bit is set

OTG mode when the DEVMODOTG bit is set.

In Device mode this bit is ignored (assumed set).

Value Description

- 0 Host mode
- 1 Device mode

Register 173: USB VBUS Droop Control (USBVDC), offset 0x430




This 32-bit register enables a controlled masking of VBUS to compensate for any in-rush current by a Device that is connected to the Host controller. The in-rush current can cause VBUS to droop, causing the USB controller's behavior to be unexpected. The USB Host controller allows VBUS to fall lower than the VBUS Valid level (4.75 V) but not below AValid (2.0 V) for 65 microseconds without signaling a VBUSERR interrupt in the controller. Without this, any glitch on VBUS would force the USB Host controller to remove power from VBUS and then re-enumerate the Device.

USB VBUS Droop Control (USBVDC)

Base 0x4005.0000 Offset 0x430

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description				
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	VRDEN	R/W	0	VRUS Droon Enable				

Value Description

- 0 No effect.
- Any changes from VBUSVALID are masked when VBUS goes below 4.75 V but not lower than 2.0 V for 65 microseconds. During this time, the VBUS state indicates VBUSVALID.


Register 174: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434



This 32-bit register specifies the unmasked interrupt status of the VBUS droop limit of 65 microseconds.

USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS)

Offset 0x434 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:1	reserved	RO 0x0000.00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	VD	RO	0	VBUS Droop Raw Interrupt Status				

Value Description

- A VBUS droop lasting for 65 microseconds has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the VD bit in the USBVDCISC register.

Register 175: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438




This 32-bit register specifies the interrupt mask of the VBUS droop.

USB VBUS Droop Control Interrupt Mask (USBVDCIM)

Base 0x4005.0000

Offset 0x438
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	VD	R/W	0	VBUS Droop Interrupt Mask				

Value Description

- 1 The raw interrupt signal from a detected VBUS droop is sent to the interrupt controller.
- 0 A detected VBUS droop does not affect the interrupt status.

Register 176: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C




This 32-bit register specifies the masked interrupt status of the VBUS droop and provides a method to clear the interrupt state.

USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC)

Base 0x4005.0000

Offset 0x43C Type R/W, reset 0x0000.0000



Bit/Field	Bit/Field Name Type Reset		Reset	Description					
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
0	VD	R/W1C	0	VBUS Droop Interrupt Status and Clear					

Value Description

- 1 The VD bits in the USBVDCRIS and USBVDCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the $\mathtt{V}\mathtt{D}$ bit in the USBVDCRIS register.

Register 177: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444


OTG

This 32-bit register specifies whether the unmasked interrupt status of the ID value is valid.

USB ID Valid Detect Raw Interrupt Status (USBIDVRIS)

Base 0x4005.0000

Offset 0x444
Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description					
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
0	ID	RO	0	ID Valid Detect Raw Interrupt Status					

Value Description

- 1 A valid ID has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt ID}$ bit in the **USBIDVISC** register.

Register 178: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448


OTG

This 32-bit register specifies the interrupt mask of the ID valid detection.

USB ID Valid Detect Interrupt Mask (USBIDVIM)

Base 0x4005.0000 Offset 0x448

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	R/W	0	ID Valid Detect Interrupt Mask

Value Description

- The raw interrupt signal from a detected ID valid is sent to the interrupt controller.
- 0 A detected ID valid does not affect the interrupt status.

Register 179: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C


OTG

This 32-bit register specifies the masked interrupt status of the ID valid detect. It also provides a method to clear the interrupt state.

USB ID Valid Detect Interrupt Status and Clear (USBIDVISC)

Base 0x4005.0000

Offset 0x44C Type R/W1C, reset 0x0000.0000



Bit/Field Name Type		Reset	Description				
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
0	ID	R/W1C	0	ID Valid Detect Interrupt Status and Clear			

Value Description

- The ${\tt ID}$ bits in the **USBIDVRIS** and **USBIDVIM** registers are set, providing an interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked. 0

This bit is cleared by writing a 1. Clearing this bit also clears the ID bit in the USBIDVRIS register.

Register 180: USB DMA Select (USBDMASEL), offset 0x450



This 32-bit register specifies which endpoints are mapped to the 6 allocated μDMA channels, see Table 9-1 on page 612 for more information on channel assignments.

USB DMA Select (USBDMASEL)

OTG B /
Device

Base 0x4005.0000 Offset 0x450 Type R/W, reset 0x0033.2211

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved								DMACTX				DMACRX			
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DMA	BTX	1		DMABRX				DMAATX			DMAARX			
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1

Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23.20	DMACTX	R/M	0v3	DMA C TX Select

Specifies the TX mapping of the third USB endpoint on μDMA channel 5 (primary assignment).

Value	Description
0x0	reserved
0x1	Endpoint 1 TX
0x2	Endpoint 2 TX
0x3	Endpoint 3 TX
0x4	Endpoint 4 TX
0x5	Endpoint 5 TX
0x6	Endpoint 6 TX
0x7	Endpoint 7 TX
0x8 - 0xF	reserved

1236 November 08, 2011

Bit/Field	Name	Туре	Reset	Description
19:16	DMACRX	R/W	0x3	DMA C RX Select Specifies the RX and TX mapping of the third USB endpoint on µDMA channel 4 (primary assignment).
				Value Description
				0x0 reserved
				0x1 Endpoint 1 RX
				0x2 Endpoint 2 RX
				0x3 Endpoint 3 RX
				0x4 Endpoint 4 RX
				0x5 Endpoint 5 RX
				0x6 Endpoint 6 RX
				0x7 Endpoint 7 RX
				0x8 - 0xF reserved
15:12	DMABTX	R/W	0x2	DMA B TX Select Specifies the TX mapping of the second USB endpoint on µDMA channel 3 (primary assignment). Same bit definitions as the DMACTX field.
11:8	DMABRX	R/W	0x2	DMA B RX Select Specifies the RX mapping of the second USB endpoint on µDMA channel 2 (primary assignment). Same bit definitions as the DMACRX field.
7:4	DMAATX	R/W	0x1	DMA A TX Select Specifies the TX mapping of the first USB endpoint on µDMA channel 1 (primary assignment). Same bit definitions as the DMACTX field.
3:0	DMAARX	R/W	0x1	DMA A RX Select Specifies the RX mapping of the first USB endpoint on μ DMA channel 0 (primary assignment). Same bit definitions as the DMACRX field.


Register 181: USB Peripheral Properties (USBPP), offset 0xFC0

The **USBPP** register provides information regarding the properties of the USB module.

USB Peripheral Properties (USBPP)

Base 0x4005.0000 Offset 0xFC0

Type RO, reset 0x0000.08D0



eset	0	0 0	0	1	0	0	0	1	1	0	1	0	0	0	0
В	it/Field	Nan	ne	Тур	ре	Reset	Descri	iption							
;	31:16	reser	ved	-		0x0	compa	atibility		re produ	cts, the	value of	erved bit. a reserve n.		
	15:8	ECN	NT	RO	0	0x8		oint Cou	unt codes the	e numbe	r of endp	ooints pr	ovided		
	7:6	US	В	RO)	0x3	USB C	Capabil	ity						
							Value 0x0 0x1 0x2 0x3	DEVIO Device HOST Device OTG	is not pre CE e Only	ŧt					
	5	reser	ved	RO)	0	compa	atibility		re produ	cts, the	value of	erved bit. a reserve n.		
	4	РН	Y	RO	D.	0x1									
	3:0	TYF	PE	RO	D.	0x0	Value 0x0	Th	pe escriptio ne first-g eserved		n USB c	ontroller	:		

19 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin. See "Signal Description" on page 1240 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board. In addition, the comparator can signal the application via interrupts or trigger the start of a sample sequence in the ADC. The interrupt generation and ADC triggering logic is separate and independent. This flexibility means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] LM4F232H5BB microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

19.1 Block Diagram




Figure 19-1. Analog Comparator Module Block Diagram

19.2 Signal Description

The following table lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 698) should be set to choose the Analog Comparator function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 717) to assign the Analog Comparator signal to the specified GPIO port pin. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 19-1. Analog Comparators Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
C0+	K1	PC6	1	Analog	Analog comparator 0 positive input.
C0-	K2	PC7	I	Analog	Analog comparator 0 negative input.
C0o	M9 B11	PF0 (9) PK4 (8)	0	TTL	Analog comparator 0 output.

Pin Name Pin Number Pin Mux / Pin Pin Type Buffer Type^a Description **Assignment** L1 PC5 ı Analog Analog comparator 1 positive input. C1+C1-L2 PC4 ı Analog Analog comparator 1 negative input. PF1 (9) N9 0 TTL Analog comparator 1 output. C1o B12 PK5 (8) D5 PJ4 ı Analog Analog comparator 2 positive input. C2+ C2-C5 PJ5 ı Analog Analog comparator 2 negative input. C20 L10 PF2 (9) O TTL Analog comparator 2 output. PK6 (8)

Table 19-1. Analog Comparators Signals (157BGA) (continued)


19.3 Functional Description

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 19-2 on page 1241, the input source for VIN- is an external input, Cn-. In addition to an external input, Cn+, input sources for VIN+ can be the C0+ or an internal reference, V_{IREF} .

Figure 19-2. Structure of Comparator Unit



A comparator is configured through two status/control registers, Analog Comparator Control (ACCTL) and Analog Comparator Status (ACSTAT). The internal reference is configured through one control register, Analog Comparator Reference Voltage Control (ACREFCTL). Interrupt status and control are configured through three registers, Analog Comparator Masked Interrupt Status (ACMIS), Analog Comparator Raw Interrupt Status (ACRIS), and Analog Comparator Interrupt Enable (ACINTEN).

Typically, the comparator output is used internally to generate an interrupt as controlled by the ISEN bit in the **ACCTL** register. The output may also be used to drive an external pin, Co or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the **ACCTL** register must be set before using the analog comparators.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

19.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 19-3 on page 1242. The internal reference is controlled by a single configuration register (**ACREFCTL**). Table 19-2 on page 1242 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally (V_{IRFF}).

Figure 19-3. Comparator Internal Reference Structure




Table 19-2. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL Register		
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=0		0 V (GND) for any value of ${\tt VREF};$ however, it is recommended that ${\tt RNG=1}$ and ${\tt VREF=0}$ for the least noisy ground reference.

Table 19-2. Internal Reference Voltage and ACREFCTL Field Values (continued)

ACREFCTL	Register	
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
	RNG=0	Total resistance in ladder is 29.23 R.
		$V_{IREF} = V_{DDA} \times \frac{R_{VREF}}{R_T}$
V	$V_{IREF} = V_{DDA} \times \frac{(VREF + 7.11)}{31}$	
		VIREF = 0.802 + 0.1128 × VREF
EN=1		The range of internal reference in this mode is 0.802 - 2.494 V.
	RNG=1	Total resistance in ladder is 22.11 R.
$V_{IREF} = V_{DDA} \times \frac{R_{VREF}}{R_T}$ $V_{IREF} = 0.149 \times VREF$	$V_{IREF} = V_{DDA} imes rac{R_{VREF}}{R_{T}}$	
		$V_{IREF} = 0.149 \times VREF$
		VIREF = 0.143 × VREF
		The range of internal reference for this mode is 0-2.238 V.

19.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator clock by writing a value of 0x0000.0001 to the **RCGCACMP** register in the System Control module (see page 403).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGCGPIO** register (see page 389). To find out which GPIO ports to enable, refer to Table 23-5 on page 1398.
- **3.** In the GPIO module, enable the GPIO port/pin associated with the input signals as GPIO inputs. To determine which GPIO to configure, see Table 23-4 on page 1387.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the analog comparator output signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).

- **5.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **6.** Configure the comparator to use the internal voltage reference and to *not* invert the output by writing the **ACCTLn** register with the value of 0x0000.040C.
- 7. Delay for 10 µs.
- 8. Read the comparator output value by reading the ACSTATn register's OVAL value.

Change the level of the comparator negative input signal C- to see the OVAL value change.

19.5 Register Map

Table 19-3 on page 1244 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 403). There must be a delay of 3 system clocks after the analog comparator module clock is enabled before any analog comparator module registers are accessed.

Table 19-3. Analog Comparators Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	1245
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	1246
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	1247
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	1248
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	1249
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	1250
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	1249
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	1250
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	1249
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	1250
0xFC0	ACMPPP	RO	0x0007.0007	Analog Comparator Peripheral Properties	1252

19.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W1C	0	Comparator 2 Masked Interrupt Status
				Value Description
				1 The IN2 bits in the ACRIS register and the ACINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN2}$ bit in the \textbf{ACRIS} register.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Value Description
				1 The IN1 bits in the ACRIS register and the ACINTEN registers

- 1 The IN1 bits in the ACRIS register and the ACINTEN registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN1}$ bit in the **ACRIS** register.

0 IN0 R/W1C 0 Comparator 0 Masked Interrupt Status

Value Description

- 1 The INO bits in the **ACRIS** register and the **ACINTEN** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN0}$ bit in the ACRIS register.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators. The bits in this register must be enabled to generate interrupts using the **ACINTEN** register.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000

Offset 0x004 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	RO	0	Comparator 2 Interrupt Status
				Value Description
				1 Comparator 2 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL2 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN2 bit in the ACMIS register.
1	IN1	RO	0	Comparator 1 Interrupt Status
				Value Description
				1 Comparator 1 has generated an interruptfor an event as configured by the ISEN bit in the ACCTL1 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the ACMIS register.
0	IN0	RO	0	Comparator 0 Interrupt Status
				Value Description
				1 Comparator 0 has gonerated an interrupt for an event as

- 1 Comparator 0 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL0 register.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the INO bit in the ACMIS register.


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W	0	Comparator 2 Interrupt Enable
				Value Description
				1 The raw interrupt signal comparator 2 is sent to the interrupt controller.
				O A comparator 2 interrupt does not affect the interrupt status.
1	IN1	R/W	0	Comparator 1 Interrupt Enable
				Value Description
				1 The raw interrupt signal comparator 1 is sent to the interrupt controller.
				O A comparator 1 interrupt does not affect the interrupt status.
0	IN0	R/W	0	Comparator 0 Interrupt Enable

Value Description

- The raw interrupt signal comparator 0 is sent to the interrupt controller.
- 0 A comparator 0 interrupt does not affect the interrupt status.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Name


Type

Reset

Base 0x4003.C000

Bit/Field

Offset 0x010 Type R/W, reset 0x0000.0000



Description

2.0		. , p c	. 10001	2000.15.10.1
31:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	EN	R/W	0	Resistor Ladder Enable
				Value Description
				0 The resistor ladder is unpowered.
				Powers on the resistor ladder. The resistor ladder is connected to $\ensuremath{V_{DDA}}.$
				This bit is cleared at reset so that the internal reference consumes the least amount of power if it is not used.
8	RNG	R/W	0	Resistor Ladder Range
				Value Description
				0 The resistor ladder has a total resistance of 29.23 R.
				1 The resistor ladder has a total resistance of 22.11 R.
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	VREF	R/W	0x0	Resistor Ladder Voltage Ref
				The VREF bit field specifies the resistor ladder tap that is passed through

an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 19-2 on page 1242 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040


Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	Comparator Output Value
				Value Description $0 \qquad \text{VIN-} > \text{VIN+} \\ 1 \qquad \text{VIN-} < \text{VIN+} \\ \\ \text{VIN - is the voltage on the $Cn-$ pin. VIN+ is the voltage on the $Cn+$ pin, the $C0+$ pin, or the internal voltage reference (V_{IREF}) as defined by the $ASRCP$ bit in the $ACCTL$ register.}$
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.


Analog Comparator Control 0 (ACCTL0)

TSLVAL

R/W

Base 0x4003.C000 Offset 0x024

Type R/W, reset 0x0000.0000



Value Description

Trigger Sense Level Value

0 An ADC event is generated if the comparator output is Low.

preserved across a read-modify-write operation.

An ADC event is generated if the comparator output is High.


Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				Value Description
				O An interrupt is generated if the comparator output is Low.
				1 An interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				Value Description
				O The output of the comparator is unchanged.
				The output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Analog Comparator Peripheral Properties (ACMPPP), offset 0xFC0

The ACMPPP register provides information regarding the properties of the analog comparator module.

Analog Comparator Peripheral Properties (ACMPPP)

Base 0x4003.C000 Offset 0xFC0 Type RO, reset 0x0007.0007



Bit/Field	Name	Туре	Reset	Description
31:19	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	C2O	RO	0x1	Comparator Output 2 Present
				Value Description
				1 Comparator output 2 is present.
				O Comparator output 2 is not present.
17	C10	RO	0x1	Comparator Output 1 Present
				Value Description
				1 Comparator output 1 is present.
				O Comparator output 1 is not present.
16	C0O	RO	0x1	Comparator Output 0 Present
				Value Description
				1 Comparator output 0 is present.
				0 Comparator output 0 is not present.
15:3	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CMP2	RO	0x1	Comparator 2 Present
				Value Description

1 0 Comparator 2 is present.

Comparator 2 is not present.

Bit/Field	Name	Type	Reset	Description
1	CMP1	RO	0x1	Comparator 1 Present
				Value Description
				1 Comparator 1 is present.
				O Comparator 1 is not present.
0	CMP0	RO	0x1	Comparator 0 Present
				Value Description
				1 Comparator 0 is present.
				0 Comparator 0 is not present.

20 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] microcontroller contains two PWM modules, each with four PWM generator blocks and a control block, for a total of 16 PWM outputs. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that share the same timer and frequency and can either be programmed with independent actions or as a single pair of complementary signals with dead-band delays inserted. The output signals, pwmA' and pwmB', of the PWM generation blocks are managed by the output control block before being passed to the device pins as MnPWM0 and MnPWM1 or MnPWM2 and MnPWM3, and so on.

Each Stellaris PWM module provides a great deal of flexibility and can generate simple PWM signals, such as those required by a simple charge pump as well as paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. Three generator blocks can also generate the full six channels of gate controls required by a 3-phase inverter bridge.

Each PWM generator block has the following features:

- Four fault-condition handling inputs to quickly provide low-latency shutdown and prevent damage to the motor being controlled, for a total of eight inputs
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified

■ Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Extended PWM synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended PWM fault handling, with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

20.1 Block Diagram

Figure 20-1 on page 1256 provides the Stellaris PWM module diagram and Figure 20-2 on page 1256 provides a more detailed diagram of a Stellaris PWM generator. The LM4F232H5BB controller contains two PWM modules, each with four generator blocks that generate eight independent PWM signals or four paired PWM signals with dead-band delays inserted.





Figure 20-1. PWM Module Diagram

Figure 20-2. PWM Generator Block Diagram



20.2 Signal Description

The following table lists the external signals of the PWM modules and describes the function of each. The PWM controller signals are alternate functions for some GPIO signals and default to be

GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these PWM signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 698) should be set to choose the PWM function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 717) to assign the PWM signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 20-1. PWM Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
M0FAULT0	C2 A3 L10 K3 B11	PD2 (4) PD6 (4) PF2 (4) PH0 (6) PK4 (6)	I	TTL	Motion Control Module 0 PWM Fault 0.
M0FAULT1	B3 K10 N7 K4 B12	PD7 (4) PF3 (4) PG2 (4) PH1 (6) PK5 (6)	I	TTL	Motion Control Module 0 PWM Fault 1.
M0FAULT2	L9 M7 J4 C11	PF4 (4) PG3 (4) PH2 (6) PK6 (6)	I	TTL	Motion Control Module 0 PWM Fault 2.
M0FAULT3	K9 J2 A12	PF5 (4) PH3 (6) PK7 (6)	I	TTL	Motion Control Module 0 PWM Fault 3.
морwмо	F4 K3 M13	PB6 (4) PH0 (4) PP0 (1)	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
MOPWM1	F3 K4 L12	PB7 (4) PH1 (4) PP1 (1)	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.
M0PWM2	B6 J4 M5	PB4 (4) PH2 (4) PP2 (1)	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.
M0PWM3	A6 J2 J12	PB5 (4) PH3 (4) PP3 (1)	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.
морwм4	A5 K7 J3 H11 J13	PE4 (4) PG4 (4) PH4 (4) PM6 (2) PP4 (1)	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
морwм5	B5 L7 H4 L13 L5	PE5 (4) PG5 (4) PH5 (4) PM7 (2) PP5 (1)	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.

Table 20-1. PWM Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
MOPWM6	L2 B2 N4 H3 G3 D8	PC4 (4) PD0 (4) PG6 (4) PH6 (4) PN2 (2) PP6 (1)	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
морwм7	L1 B1 N3 G4 D10 K6	PC5 (4) PD1 (4) PG7 (4) PH7 (4) PN3 (2) PP7 (1)	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
M1FAULT0	L9 M8 G2	PF4 (5) PF7 (5) PK0 (6)	I	TTL	Motion Control Module 1 PWM Fault 0.
M1FAULT1	L8 G1	PG0 (5) PK1 (6)	I	TTL	Motion Control Module 1 PWM Fault 1.
M1FAULT2	K8 H1	PG1 (5) PK2 (6)	I	TTL	Motion Control Module 1 PWM Fault 2.
M1FAULT3	H2	PK3 (6)	I	TTL	Motion Control Module 1 PWM Fault 3.
M1PWM0	B2 N7 D4	PD0 (5) PG2 (5) PQ0 (1)	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
M1PWM1	B1 M7 E4	PD1 (5) PG3 (5) PQ1 (1)	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.
M1PWM2	M4 A5 K7 F5	PA6 (5) PE4 (5) PG4 (5) PQ2 (1)	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
M1PWM3	N2 B5 L7 N5	PA7 (5) PE5 (5) PG5 (5) PQ3 (1)	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
M1PWM4	M9 L11 N6	PF0 (5) PN4 (2) PQ4 (1)	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.
M1PWM5	N9 N12 K5	PF1 (5) PN5 (2) PQ5 (1)	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.
M1PWM6	L10 N11 M6	PF2 (5) PN6 (2) PQ6 (1)	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.
M1PWM7	K10 M11 L6	PF3 (5) PN7 (2) PQ7 (1)	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

20.3 Functional Description

20.3.1 PWM Timer

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse. In the figures in this chapter, these signals are labelled "dir," "zero," and "load."

20.3.2 PWM Comparators

Each PWM generator has two comparators that monitor the value of the counter; when either comparator matches the counter, they output a single-clock-cycle-width High pulse, labelled "cmpA" and "cmpB" in the figures in this chapter. When in Count-Up/Down mode, these comparators match both when counting up and when counting down, and thus are qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 20-3 on page 1260 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 20-4 on page 1260 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode. In these figures, the following definitions apply:

- LOAD is the value in the PWMnLOAD register
- COMPA is the value in the **PWMnCMPA** register
- COMPB is the value in the PWMnCMPB register
- 0 is the value zero
- load is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to the load value
- zero is the internal signal that has a single-clock-cycle-width High pulse when the counter is zero
- cmpA is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPA
- cmpB is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPB
- dir is the internal signal that indicates the count direction





Figure 20-3. PWM Count-Down Mode





20.3.3 PWM Signal Generator

Each PWM generator takes the load, zero, cmpA, and cmpB pulses (qualified by the dir signal) and generates two internal PWM signals, pwmA and pwmB. In Count-Down mode, there are four events that can affect these signals: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect these signals: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, pwmA, is generated based only on the match A event, and the second signal, pwmB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 20-5 on page 1261 shows the use of Count-Up/Down mode to generate a pair of

center-aligned, overlapped PWM signals that have different duty cycles. This figure shows the pwmA and pwmB signals before they have passed through the dead-band generator.




Figure 20-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the pwmA signal, and changing the value of comparator B changes the duty cycle of the pwmB signal.

20.3.4 Dead-Band Generator

The pwmA and pwmB signals produced by each PWM generator are passed to the dead-band generator. If the dead-band generator is disabled, the PWM signals simply pass through to the pwmA' and pwmB' signals unmodified. If the dead-band generator is enabled, the pwmB signal is lost and two PWM signals are generated based on the pwmA signal. The first output PWM signal, pwmA' is the pwmA signal with the rising edge delayed by a programmable amount. The second output PWM signal, pwmB', is the inversion of the pwmA signal with a programmable delay added between the falling edge of the pwmA signal and the rising edge of the pwmB' signal.

The resulting signals are a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 20-6 on page 1261 shows the effect of the dead-band generator on the pwmA signal and the resulting pwmA' and pwmB' signals that are transmitted to the output control block.

Figure 20-6. PWM Dead-Band Generator



20.3.5 Interrupt/ADC-Trigger Selector

Each PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position

within the pwmA or pwmB signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

20.3.6 Synchronization Methods

Each PWM module provides four PWM generators, each providing two PWM outputs that may be used in a wide variety of applications. Generally speaking, the PWM is used in one of two categories of operation:

- **Unsynchronized.** The PWM generator and its two output signals are used alone, independent of other PWM generators.
- **Synchronized.** The PWM generator and its two outputs signals are used in conjunction with other PWM generators using a common, unified time base. If multiple PWM generators are configured with the same counter load value, synchronization can be used to guarantee that they also have the same count value (the PWM generators must be configured before they are synchronized). With this feature, more than two MnPWMn signals can be produced with a known relationship between the edges of those signals because the counters always have the same values. Other states in the module provide mechanisms to maintain the common time base and mutual synchronization.

The counter in a PWM generator can be reset to zero by writing the **PWM Time Base Sync** (**PWMSYNC**) register and setting the SYNCn bit associated with the generator. Multiple PWM generators can be synchronized together by setting all necessary SYNCn bits in one access. For example, setting the SYNC0 and SYNC1 bits in the **PWMSYNC** register causes the counters in PWM generators 0 and 1 to reset together.

Additional synchronization can occur between multiple PWM generators by updating register contents in one of the following three ways:

- Immediately. The write value has immediate effect, and the hardware reacts immediately.
- Locally Synchronized. The write value does not affect the logic until the counter reaches the value zero at the end of the PWM cycle. In this case, the effect of the write is deferred, providing a guaranteed defined behavior and preventing overly short or overly long output PWM pulses.
- Globally Synchronized. The write value does not affect the logic until two sequential events have occurred: (1) the Update mode for the generator function is programmed for global synchronization in the PWMnCTL register, and (2) the counter reaches zero at the end of the PWM cycle. In this case, the effect of the write is deferred until the end of the PWM cycle following the end of all updates. This mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, although this is not required in order for this mechanism to function properly.

The following registers provide either local or global synchronization based on the state of various Update mode bits and fields in the PWMnCTL register (LOADUPD; CMPAUPD):

■ Generator Registers: PWMnLOAD, PWMnCMPA, and PWMnCMPB

The following registers default to immediate update, but are provided with the optional functionality of synchronously updating rather than having all updates take immediate effect:

- Module-Level Register: **PWMENABLE** (based on the state of the ENUPDn bits in the PWMENUPD register).
- Generator Register: PWMnGENA, PWMnGENB, PWMnDBCTL, PWMnDBRISE, and PWMnDBFALL (based on the state of various Update mode bits and fields in the PWMnCTL register (GENAUPD; GENBUPD; DBCTLUPD; DBRISEUPD; DBFALLUPD)).

All other registers are considered statically provisioned for the execution of an application or are used dynamically for purposes unrelated to maintaining synchronization and therefore do not need synchronous update functionality.

20.3.7 Fault Conditions

A fault condition is one in which the controller must be signaled to stop normal PWM function and then set the MnPWMn signals to a safe state. Two basic situations cause fault conditions:

- The microcontroller is stalled and cannot perform the necessary computation in the time required for motion control
- An external error or event is detected

Each PWM generator can use the following inputs to generate a fault condition, including:

- MnFAULTn pin assertion
- A stall of the controller generated by the debugger
- The trigger of an ADC digital comparator

Fault conditions are calculated on a per-PWM generator basis. Each PWM generator configures the necessary conditions to indicate a fault condition exists. This method allows the development of applications with dependent and independent control.

Eight fault input pins (MnFAULTn) are available. These inputs may be used with circuits that generate an active High or active Low signal to indicate an error condition. A MnFAULTn pins may be individually programmed for the appropriate logic sense using the **PWMnFLTSEN** register.

The PWM generator's mode control, including fault condition handling, is provided in the **PWMnCTL** register. The **PWMnCTL** register also selects whether the fault condition is maintained as long as the external condition lasts or if it is latched until the fault condition until cleared by software. Finally, this register also enables a counter that may be used to extend the period of a fault condition for external events to assure that the duration is a minimum length. The minimum fault period count is specified in the **PWMnMINFLTPER** register.

Status regarding the specific fault cause is provided in the **PWMnFLTSTAT0** and **PWMnFLTSTAT1** registers.

PWM generator fault conditions may be promoted to a controller interrupt using the **PWMINTEN** register.

20.3.8 Output Control Block

The output control block takes care of the final conditioning of the pwmA' and pwmB' signals before they go to the pins as the MnPWMn signals. Via a single register, the **PWM Output Enable** (**PWNENABLE**) register, the set of PWM signals that are actually enabled to the pins can be modified. This function can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by

the feedback control loop). In addition, the updating of the bits in the **PWMENABLE** register can be configured to be immediate or locally or globally synchronized to the next synchronous update using the **PWM Enable Update (PWMENUPD)** register.

During fault conditions, the PWM output signals, MnPWMn, usually must be driven to safe values so that external equipment may be safely controlled. The **PWMFAULT** register specifies whether during a fault condition, the generated signal continues to be passed driven or to an encoding specified in the **PWMFAULTVAL** register.

A final inversion can be applied to any of the MnPWMn signals, making them active Low instead of the default active High using the **PWM Output Inversion (PWMINVERT)**. The inversion is applied even if a value has been enabled in the **PWMFAULT** register and specified in the **PWMFAULTVAL** register. In other words, if a bit is set in the **PWMFAULT, PWMFAULTVAL**, and **PWMINVERT** registers, the output on the MnPWMn signal is 0, not 1 as specified in the **PWMFAULTVAL** register.

20.4 Initialization and Configuration

The following example shows how to initialize PWM Generator 0 with a 25-kHz frequency, a 25% duty cycle on the MnPWM0 pin, and a 75% duty cycle on the MnPWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module (see page 293).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 300).
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register. To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the PWM signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).
- 5. Configure the Run-Mode Clock Configuration (RCC) register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 6. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 7. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. Thus there are 400 clock ticks per period. Use this value to set the PWM0LOAD register. In Count-Down mode, set the LOAD field in the PWM0LOAD register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 8. Set the pulse width of the MnPWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 9. Set the pulse width of the MnPWM1 pin for a 75% duty cycle.

- Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 10. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **11.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

20.5 Register Map

Table 20-2 on page 1265 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM module's base address:

PWM0: 0x4002.8000PWM1: 0x4002.9000

Note that the PWM module clock must be enabled before the registers can be programmed (see page 293). There must be a delay of 3 system clocks after the PWM module clock is enabled before any PWM module registers are accessed.

Table 20-2. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	1269
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	1271
800x0	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	1272
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	1274
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	1276
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	1278
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	1280
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	1283
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	1286
0x024	PWMFAULTVAL	R/W	0x0000.0000	PWM Fault Condition Value	1288
0x028	PWMENUPD	R/W	0x0000.0000	PWM Enable Update	1290
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	1294
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt and Trigger Enable	1299
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	1302
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	1304
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	1306
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	1307
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	1308

Table 20-2. PWM Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	1309
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	1310
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	1313
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	1316
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	1317
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	1318
0x074	PWM0FLTSRC0	R/W	0x0000.0000	PWM0 Fault Source 0	1319
0x078	PWM0FLTSRC1	R/W	0x0000.0000	PWM0 Fault Source 1	1321
0x07C	PWM0MINFLTPER	R/W	0x0000.0000	PWM0 Minimum Fault Period	1324
0x080	PWM1CTL	R/W	0x0000.0000	PWM1 Control	1294
0x084	PWM1INTEN	R/W	0x0000.0000	PWM1 Interrupt and Trigger Enable	1299
0x088	PWM1RIS	RO	0x0000.0000	PWM1 Raw Interrupt Status	1302
0x08C	PWM1ISC	R/W1C	0x0000.0000	PWM1 Interrupt Status and Clear	1304
0x090	PWM1LOAD	R/W	0x0000.0000	PWM1 Load	1306
0x094	PWM1COUNT	RO	0x0000.0000	PWM1 Counter	1307
0x098	PWM1CMPA	R/W	0x0000.0000	PWM1 Compare A	1308
0x09C	PWM1CMPB	R/W	0x0000.0000	PWM1 Compare B	1309
0x0A0	PWM1GENA	R/W	0x0000.0000	PWM1 Generator A Control	1310
0x0A4	PWM1GENB	R/W	0x0000.0000	PWM1 Generator B Control	1313
0x0A8	PWM1DBCTL	R/W	0x0000.0000	PWM1 Dead-Band Control	1316
0x0AC	PWM1DBRISE	R/W	0x0000.0000	PWM1 Dead-Band Rising-Edge Delay	1317
0x0B0	PWM1DBFALL	R/W	0x0000.0000	PWM1 Dead-Band Falling-Edge-Delay	1318
0x0B4	PWM1FLTSRC0	R/W	0x0000.0000	PWM1 Fault Source 0	1319
0x0B8	PWM1FLTSRC1	R/W	0x0000.0000	PWM1 Fault Source 1	1321
0x0BC	PWM1MINFLTPER	R/W	0x0000.0000	PWM1 Minimum Fault Period	1324
0x0C0	PWM2CTL	R/W	0x0000.0000	PWM2 Control	1294
0x0C4	PWM2INTEN	R/W	0x0000.0000	PWM2 Interrupt and Trigger Enable	1299
0x0C8	PWM2RIS	RO	0x0000.0000	PWM2 Raw Interrupt Status	1302
0x0CC	PWM2ISC	R/W1C	0x0000.0000	PWM2 Interrupt Status and Clear	1304
0x0D0	PWM2LOAD	R/W	0x0000.0000	PWM2 Load	1306
0x0D4	PWM2COUNT	RO	0x0000.0000	PWM2 Counter	1307
0x0D8	PWM2CMPA	R/W	0x0000.0000	PWM2 Compare A	1308

Table 20-2. PWM Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x0DC	PWM2CMPB	R/W	0x0000.0000	PWM2 Compare B	1309
0x0E0	PWM2GENA	R/W	0x0000.0000	PWM2 Generator A Control	1310
0x0E4	PWM2GENB	R/W	0x0000.0000	PWM2 Generator B Control	1313
0x0E8	PWM2DBCTL	R/W	0x0000.0000	PWM2 Dead-Band Control	1316
0x0EC	PWM2DBRISE	R/W	0x0000.0000	PWM2 Dead-Band Rising-Edge Delay	1317
0x0F0	PWM2DBFALL	R/W	0x0000.0000	PWM2 Dead-Band Falling-Edge-Delay	1318
0x0F4	PWM2FLTSRC0	R/W	0x0000.0000	PWM2 Fault Source 0	1319
0x0F8	PWM2FLTSRC1	R/W	0x0000.0000	PWM2 Fault Source 1	132
0x0FC	PWM2MINFLTPER	R/W	0x0000.0000	PWM2 Minimum Fault Period	1324
0x100	PWM3CTL	R/W	0x0000.0000	PWM3 Control	1294
0x104	PWM3INTEN	R/W	0x0000.0000	PWM3 Interrupt and Trigger Enable	1299
0x108	PWM3RIS	RO	0x0000.0000	PWM3 Raw Interrupt Status	1302
0x10C	PWM3ISC	R/W1C	0x0000.0000	PWM3 Interrupt Status and Clear	1304
0x110	PWM3LOAD	R/W	0x0000.0000	PWM3 Load	130
0x114	PWM3COUNT	RO	0x0000.0000	PWM3 Counter	130
0x118	PWM3CMPA	R/W	0x0000.0000	PWM3 Compare A	1308
0x11C	PWM3CMPB	R/W	0x0000.0000	PWM3 Compare B	1309
0x120	PWM3GENA	R/W	0x0000.0000	PWM3 Generator A Control	1310
0x124	PWM3GENB	R/W	0x0000.0000	PWM3 Generator B Control	131:
0x128	PWM3DBCTL	R/W	0x0000.0000	PWM3 Dead-Band Control	131
0x12C	PWM3DBRISE	R/W	0x0000.0000	PWM3 Dead-Band Rising-Edge Delay	131
0x130	PWM3DBFALL	R/W	0x0000.0000	PWM3 Dead-Band Falling-Edge-Delay	1318
0x134	PWM3FLTSRC0	R/W	0x0000.0000	PWM3 Fault Source 0	131
0x138	PWM3FLTSRC1	R/W	0x0000.0000	PWM3 Fault Source 1	132
0x13C	PWM3MINFLTPER	R/W	0x0000.0000	PWM3 Minimum Fault Period	132
0x800	PWM0FLTSEN	R/W	0x0000.0000	PWM0 Fault Pin Logic Sense	132
0x804	PWM0FLTSTAT0	-	0x0000.0000	PWM0 Fault Status 0	132
0x808	PWM0FLTSTAT1	-	0x0000.0000	PWM0 Fault Status 1	132
0x880	PWM1FLTSEN	R/W	0x0000.0000	PWM1 Fault Pin Logic Sense	132
0x884	PWM1FLTSTAT0	-	0x0000.0000	PWM1 Fault Status 0	132
0x888	PWM1FLTSTAT1	-	0x0000.0000	PWM1 Fault Status 1	132
0x900	PWM2FLTSEN	R/W	0x0000.0000	PWM2 Fault Pin Logic Sense	132

Table 20-2. PWM Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x904	PWM2FLTSTAT0	-	0x0000.0000	PWM2 Fault Status 0	1326
0x908	PWM2FLTSTAT1	-	0x0000.0000	PWM2 Fault Status 1	1328
0x980	PWM3FLTSEN	R/W	0x0000.0000	PWM3 Fault Pin Logic Sense	1325
0x984	PWM3FLTSTAT0	-	0x0000.0000	PWM3 Fault Status 0	1326
0x988	PWM3FLTSTAT1	-	0x0000.0000	PWM3 Fault Status 1	1328
0xFC0	PWMPP	RO	0x0000.0344	PWM Peripheral Properties	1331
0xFC4	PWMPC	R/W	0x0000.0000	PWM Peripheral Configuration	1333

20.6 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

generator 1 is applied the next time the corresponding counter

This bit automatically clears when the updates have completed; it cannot

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

PWM Master Control (PWMCTL)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x000

Type R/W, reset 0x0000.0000

Type	10,44, 1030	i oxooo	0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	'		1					rese	rved		1	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset																	
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 I	0	
Į						res	served						GLOBALSYNC3	GLOBALSYNC2	GLOBALSYNC1	GLOBALSYNC0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
	-		·	•	-	-	-				-	_	•	-	-	-	
В	Bit/Field		Name		Ту	ре	Reset	Des	Description								
	compat					patibility	are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be rved across a read-modify-write operation.										
	3	(GLOBALS	SYNC3	R/	W	0	Update PWM Generator 3									
						Value Description											
	1 Any que generat							s applied		or compa							
								0	No e	ffect.							
									bit autor cleared b			hen the	updates l	have con	npleted; i	t cannot	
	2	(GLOBALS	SYNC2	R/	W	0	Upd	ate PWN	/I Genera	ator 2						
								Valu	ue Desc	ription							
									Any queued update to a load or comparator register generator 2 is applied the next time the correspond becomes zero.								
								0	No e	ffect.							
								This bit automatically clears when be cleared by software.					updates l	have con	npleted; i	t cannot	
	1	(GLOBALS	SYNC1	R/	W	0	Upd	ate PWN	/I Genera	ator 1						
							Value Description										
								1									

becomes zero. No effect.

be cleared by software.

Bit/Field	Name	Type	Reset	Description
0	GLOBALSYNC0	R/W	0	Update PWM Generator 0
				Value Description
				Any queued update to a load or comparator register in PWM generator 0 is applied the next time the corresponding counter becomes zero.
				0 No effect.
				This bit automatically clears when the updates have completed; it cannot be cleared by software.


Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Setting a bit in this register causes the specified counter to reset back to 0; setting multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SYNC3	R/W	0	Reset Generator 3 Counter Value Description Resets the PWM generator 3 counter. No effect.
2	SYNC2	R/W	0	Reset Generator 2 Counter Value Description Resets the PWM generator 2 counter. No effect.
1	SYNC1	R/W	0	Reset Generator 1 Counter Value Description Resets the PWM generator 1 counter. No effect.
0	SYNC0	R/W	0	Reset Generator 0 Counter Value Description 1 Resets the PWM generator 0 counter.

0

No effect.

Register 3: PWM Output Enable (PWMENABLE), offset 0x008


This register provides a master control of which generated pwmA' and pwmB' signals are output to the \mathtt{MnPWMn} pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding pwmA' or pwmB' signal is passed through to the output stage. When bits are clear, the pwmA' or pwmB' signal is replaced by a zero value which is also passed to the output stage. The **PWMINVERT** register controls the output stage, so if the corresponding bit is set in that register, the value seen on the \mathtt{MnPWMn} signal is inverted from what is configured by the bits in this register. Updates to the bits in this register can be immediate or locally or globally synchronized to the next synchronous update as controlled by the \mathtt{ENUPDn} fields in the **PWMENUPD** register.

PWM Output Enable (PWMENABLE)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	PWM7EN	R/W	0	MnPWM7 Output Enable
				Value Description
				1 The generated pwm3B' signal is passed to the MnPWM7 pin.
				0 The MnPWM7 signal has a zero value.
6	PWM6EN	R/W	0	MnPWM6 Output Enable
				Value Description
				1 The generated pwm3A' signal is passed to the MnPWM6 pin.
				0 The MnPWM6 signal has a zero value.
5	PWM5EN	R/W	0	MnPwm5 Output Enable
				Value Description

1

0

The generated pwm2B' signal is passed to the MnPWM5 pin.

The MnPWM5 signal has a zero value.

Bit/Field	Name	Туре	Reset	Description
4	PWM4EN	R/W	0	MnPWM4 Output Enable
				Value Description The generated pwm2A' signal is passed to the MnPWM4 pin. The MnPWM4 signal has a zero value.
3	PWM3EN	R/W	0	MnPWM3 Output Enable
				Value Description The generated pwm1B' signal is passed to the MnPWM3 pin. The MnPWM3 signal has a zero value.
2	PWM2EN	R/W	0	MnPWM2 Output Enable
				Value Description The generated pwm1A' signal is passed to the MnPWM2 pin. The MnPWM2 signal has a zero value.
1	PWM1EN	R/W	0	MnPWM1 Output Enable
				Value Description The generated pwm0B' signal is passed to the MnPWM1 pin. The MnPWM1 signal has a zero value.
0	PWM0EN	R/W	0	MnPWM0 Output Enable
				Value Description The generated pwm0A' signal is passed to the MnPWM0 pin. The MnPWM0 signal has a zero value.


Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the MnPWMn signals on the device pins. The pwmA' and pwmB' signals generated by the PWM generator are active High; but can be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive signals can be High. In addition, if the PWMFAULT register enables a specific value to be placed on the MnPWMn signals during a fault condition, that value is inverted if the corresponding bit in this register is set.

PWM Output Inversion (PWMINVERT)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x00C



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	PWM7INV	R/W	0	Invert MnPWM7 Signal
				Value Description
				1 The MnPWM7 signal is inverted.
				0 The MnPWM7 signal is not inverted.
6	PWM6INV	R/W	0	Invert MnPWM6 Signal
				Value Description
				1 The MnPWM6 signal is inverted.
				0 The MnPWM6 signal is not inverted.
5	PWM5INV	R/W	0	Invert MnPWM5 Signal
				Value Description
				1 The MnPWM5 signal is inverted.
				0 The MnPWM5 signal is not inverted.
4	PWM4INV	R/W	0	Invert MnPWM4 Signal
				Value Description
				1 The MnPWM4 signal is inverted.
				0 The MnPWM4 signal is not inverted.

Bit/Field	Name	Туре	Reset	Description
3	PWM3INV	R/W	0	Invert MnPWM3 Signal
				Value Description 1 The MnPWM3 signal is inverted. 0 The MnPWM3 signal is not inverted.
2	PWM2INV	R/W	0	Invert MnPWM2 Signal
				Value Description The MnPWM2 signal is inverted. The MnPWM2 signal is not inverted.
1	PWM1INV	R/W	0	Invert MnPWM1 Signal
				Value Description 1 The MnPWM1 signal is inverted. 0 The MnPWM1 signal is not inverted.
0	PWM0INV	R/W	0	Invert MnPWM0 Signal Value Description
				1 The MnPWM0 signal is inverted.
				0 The MnPWM0 signal is not inverted.

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the MnPWMn outputs in the presence of fault conditions. Both the fault inputs (MnFAULTn pins and digital comparator outputs) and debug events are considered fault conditions. On a fault condition, each pwmA' or pwmB' signal can be passed through unmodified or driven to the value specified by the corresponding bit in the **PWMFAULTVAL** register. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the pwmA' or pwmB' signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven to a specified value on fault are inverted if the channel is configured for inversion (therefore, the pin is driven to the logical complement of the specified value on a fault condition).

PWM Output Fault (PWMFAULT)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x010

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	i	ı	1	Ì	rese	rved	l					ĺ	Î
					1			.000	 I				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	roor	erved			1	FAULT7	FAULT6	FAULT5	FAULT4	FAULT3	FAULT2	FAULT1	FAULT0
				1636	. veu				IAULII	IAULIU	IAULIS	1 AUL14	IAULIS	TAULIZ	IAULII	ITAGLIG
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description			
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
7	FAULT7	R/W	0	MnPWM7 Fault			
				Value Description			
				1 The MnPWM7 output signal is driven to the value specified by the PWM7 bit in the PWMFAULTVAL register.			
				0 The generated pwm3B' signal is passed to the MnPWM7 pin.			
6	FAULT6	R/W	0	MnPWM6 Fault			
				Value Description			
				1 The MnPWM6 output signal is driven to the value specified by the PWM6 bit in the PWMFAULTVAL register.			
				0 The generated pwm3A' signal is passed to the MnPWM6 pin.			
5	FAULT5	R/W	0	MnPWM5 Fault			
				Value Description			
				1 The MnPWM5 output signal is driven to the value specified by			

0

the PWM5 bit in the PWMFAULTVAL register.

The generated pwm2B' signal is passed to the MnPWM5 pin.

Bit/Field	Name	Туре	Reset	Description
4	FAULT4	R/W	0	MnPWM4 Fault
				Value Description
				1 The MnPWM4 output signal is driven to the value specified by the PWM4 bit in the PWMFAULTVAL register.
				0 The generated pwm2A' signal is passed to the MnPWM4 pin.
3	FAULT3	R/W	0	MnPWM3 Fault
				Value Description
				1 The MnPWM3 output signal is driven to the value specified by the PWM3 bit in the PWMFAULTVAL register.
				0 The generated pwm1B' signal is passed to the MnPWM3 pin.
2	FAULT2	R/W	0	MnPWM2 Fault
				Value Description
				1 The MnPWM2 output signal is driven to the value specified by the PWM2 bit in the PWMFAULTVAL register.
				0 The generated pwm1A' signal is passed to the MnPWM2 pin.
1	FAULT1	R/W	0	MnPWM1 Fault
				Value Description
				1 The MnPWM1 output signal is driven to the value specified by the PWM1 bit in the PWMFAULTVAL register.
				0 The generated pwm0B' signal is passed to the MnPWM1 pin.
0	FAULT0	R/W	0	MnPWM0 Fault
				Value Description
				1 The MnPWM0 output signal is driven to the value specified by the PWM0 bit in the PWMFAULTVAL register.
				0 The generated pwm0A' signal is passed to the MnPWM0 pin.

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014


This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x014

Type R/W, reset 0x0000.0000



Value Description

- An interrupt is sent to the interrupt controller when the fault condition for PWM generator 1 is asserted.
- The fault condition for PWM generator 1 is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
16	INTFAULT0	R/W	0	Interrupt Fault 0
				Value Description
				An interrupt is sent to the interrupt controller when the fault condition for PWM generator 0 is asserted.
				The fault condition for PWM generator 0 is suppressed and not sent to the interrupt controller.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTPWM3	R/W	0	PWM3 Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the PWM generator 3 block asserts an interrupt.
				O The PWM generator 3 interrupt is suppressed and not sent to the interrupt controller.
2	INTPWM2	R/W	0	PWM2 Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the PWM generator 2 block asserts an interrupt.
				O The PWM generator 2 interrupt is suppressed and not sent to the interrupt controller.
1	INTPWM1	R/W	0	PWM1 Interrupt Enable
				Value Description
				1 An interrupt is sent to the interrupt controller when the PWM generator 1 block asserts an interrupt.
				The PWM generator 1 interrupt is suppressed and not sent to the interrupt controller.
0	INTPWM0	R/W	0	PWM0 Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the PWM generator 0 block asserts an interrupt.
				The PWM generator 0 interrupt is suppressed and not sent to the interrupt controller.


Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they are enabled to cause an interrupt to be asserted to the interrupt controller. The fault interrupt is asserted based on the fault condition source that is specified by the **PWMnCTL**, **PWMnFLTSRC0** and **PWMnFLTSRC1** registers. The fault interrupt is latched on detection and must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register. The actual value of the MnFAULTn signals can be observed using the **PWMSTATUS** register.

The PWM generator interrupts simply reflect the status of the PWM generators and are cleared via the interrupt status register in the PWM generator blocks. If a bit is set, the event is active; if a bit is clear the event is not active.

PWM Raw Interrupt Status (PWMRIS)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x018 Type RO, reset 0x0000.0000



et 0	0 0 0	0 0	0	
Bit/Field	Name	Туре	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	INTFAULT3	RO	0	Interrupt Fault PWM 3
				Value Description
				1 The fault condition for PWM generator 3 is asserted.
				The fault condition for PWM generator 3 has not been asserted.
				This bit is cleared by writing a 1 to the ${\tt INTFAULT3}$ bit in the ${\tt PWMISC}$ register.
18	INTFAULT2	RO	0	Interrupt Fault PWM 2

Value Description

- 1 The fault condition for PWM generator 2 is asserted.
- The fault condition for PWM generator 2 has not been asserted.

This bit is cleared by writing a 1 to the ${\tt INTFAULT2}$ bit in the ${\tt PWMISC}$ register.

Bit/Field	Name	Туре	Reset	Description
17	INTFAULT1	RO	0	Interrupt Fault PWM 1
				Value Description
				1 The fault condition for PWM generator 1 is asserted.
				0 The fault condition for PWM generator 1 has not been asserted.
				This bit is cleared by writing a 1 to the INTFAULT1 bit in the PWMISC register.
16	INTFAULT0	RO	0	Interrupt Fault PWM 0
				Value Description
				1 The fault condition for PWM generator 0 is asserted.
				0 The fault condition for PWM generator 0 has not been asserted.
				This bit is cleared by writing a 1 to the INTFAULTO bit in the PWMISC register.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTPWM3	RO	0	PWM3 Interrupt Asserted
				Value Description
				1 The PWM generator 3 block interrupt is asserted.
				0 The PWM generator 3 block interrupt has not been asserted.
				The PWM3RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM3ISC register.
2	INTPWM2	RO	0	PWM2 Interrupt Asserted
				Value Description
				1 The PWM generator 2 block interrupt is asserted.
				The PWM generator 2 block interrupt has not been asserted.
				The PWM2RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM2ISC register.
1	INTPWM1	RO	0	PWM1 Interrupt Asserted
				Value Description
				1 The PWM generator 1 block interrupt is asserted.
				0 The PWM generator 1 block interrupt has not been asserted.

November 08, 2011 1281

The **PWM1RIS** register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the **PWM1ISC** register.

Bit/Field	Name	Туре	Reset	Description
0	INTPWM0	RO	0	PWM0 Interrupt Asserted
				Value Description
				1 The PWM generator 0 block interrupt is asserted.
				The PWM generator 0 block interrupt has not been asserted.
				The PWM0RIS register shows the source of this interrupt. This bit is

The **PWM0RIS** register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the **PWM0ISC** register.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C


This register provides a summary of the interrupt status of the individual PWM generator blocks. If a fault interrupt is set, the corresponding MnFAULTn input has caused an interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status. If an block interrupt bit is set, the corresponding generator block is asserting an interrupt. The individual interrupt status registers, **PWMnISC**, in each block must be consulted to determine the reason for the interrupt and used to clear the interrupt.

PWM Interrupt Status and Clear (PWMISC)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x01C

Type R/W1C, reset 0x0000.0000



Value Description

- 1 An enabled interrupt for the fault condition for PWM generator 2 is asserted or is latched.
- The fault condition for PWM generator 2 has not been asserted or is not enabled.

Writing a 1 to this bit clears it and the ${\tt INTFAULT2}$ bit in the PWMRIS register.

Bit/Field	Name	Туре	Reset	Description
17	INTFAULT1	R/W1C	0	FAULT1 Interrupt Asserted
				Value Description
				An enabled interrupt for the fault condition for PWM generator 1 is asserted or is latched.
				The fault condition for PWM generator 1 has not been asserted or is not enabled.
				Writing a 1 to this bit clears it and the INTFAULT1 bit in the PWMRIS register.
16	INTFAULT0	R/W1C	0	FAULT0 Interrupt Asserted
				Value Description
				An enabled interrupt for the fault condition for PWM generator 0 is asserted or is latched.
				The fault condition for PWM generator 0 has not been asserted or is not enabled.
				Writing a 1 to this bit clears it and the INTFAULTO bit in the PWMRIS register.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTPWM3	RO	0	PWM3 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 3 block is asserted.
				The PWM generator 3 block interrupt is not asserted or is not enabled.
				The PWM3RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM3ISC register.
2	INTPWM2	RO	0	PWM2 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 2 block is asserted.
				The PWM generator 2 block interrupt is not asserted or is not enabled.
				The PWM2RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM2ISC register.
1	INTPWM1	RO	0	PWM1 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 1 block is asserted.
				The PWM generator 1 block interrupt is not asserted or is not enabled.
				The PWM1RIS register shows the source of this interrupt. This bit is

cleared by writing a 1 to the corresponding bit in the **PWM1ISC** register.

Bit/Field	Name	Туре	Reset	Description
0	INTPWM0	RO	0	PWM0 Interrupt Status
				 Value Description An enabled interrupt for the PWM generator 0 block is asserted. The PWM generator 0 block interrupt is not asserted or is not enabled.

The **PWM0RIS** register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the **PWM0ISC** register.

Register 9: PWM Status (PWMSTATUS), offset 0x020

25

This register provides the unlatched status of the PWM generator fault condition.

24

22

20

23

PWM Status (PWMSTATUS)

30

28

27

26

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x020

Type RO, reset 0x0000.0000

31

	ľ		1		· ·		1 1	rese	rved		ľ					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			'		,	re	served				ľ		FAULT3	FAULT2	FAULT1	FAULT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	sit/Field		Nam	e	Тур	oe .	Reset	Des	cription							
	31:4		reserv	red	R)	0x0000.000	con	tware sho npatibility served ac	with futu	ıre produ	icts, the	value of	a reserv		
	3		FAUL	Т3	R)	0	Ger	nerator 3	Fault Sta	atus					
								Val	ue Desc	ription						
								1	The f	ault con	dition for	PWM g	enerator	3 is ass	erted.	
													3CTL regition, and			
								0	The f	ault con	dition for	PWM g	enerator	3 is not	asserted	I.
	2		FAUL	T2	R)	0	Ger	nerator 2	Fault Sta	atus					
								Val	ue Desc	ription						
								1	The f	ault con	dition for	PWM g	enerator	2 is ass	erted.	
													2CTL regition, and	•		•
								0	The f	ault con	dition for	PWM g	enerator	2 is not	asserted	l.
	1		FAUL	T1	R)	0	Ger	nerator 1	Fault Sta	atus					

Value Description

- 1 The fault condition for PWM generator 1 is asserted.
 If the FLTSRC bit in the PWM1CTL register is clear, the input is the source of the fault condition, and is therefore asserted.
- 0 The fault condition for PWM generator 1 is not asserted.

Bit/Field	Name	Туре	Reset	Description		
0	FAULT0	RO	0	Generator 0 Fault Status		
				Value Description		
				1 The fault condition for PWM generator 0 is asserted.		
				If the FLTSRC bit in the PWM0CTL register is clear, the input is the source of the fault condition, and is therefore asserted.		
				The fault condition for PWM generator 0 is not asserted.		

Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024


This register specifies the output value driven on the MnPWMn signals during a fault condition if enabled by the corresponding bit in the **PWMFAULT** register. Note that if the corresponding bit in the **PWMINVERT** register is set, the output value is driven to the logical NOT of the bit value in this register.

PWM Fault Condition Value (PWMFAULTVAL)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description		
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
7	PWM7	R/W	0	MnPWM7 Fault Value		
				Value Description		
				1 The MnPWM7 output signal is driven High during fault conditions if the FAULT7 bit in the PWMFAULT register is set.		
				O The MnPWM7 output signal is driven Low during fault conditions if the FAULT7 bit in the PWMFAULT register is set.		
6	PWM6	R/W	0	Mn₽WM6 Fault Value		
				Value Description		
				The MnPWM6 output signal is driven High during fault conditions if the FAULT6 bit in the PWMFAULT register is set.		
				The MnPWM6 output signal is driven Low during fault conditions if the FAULT6 bit in the PWMFAULT register is set.		
5	PWM5	R/W	0	MnPWM5 Fault Value		
				Value Description		

- The MnPWM5 output signal is driven High during fault conditions 1 if the FAULT5 bit in the **PWMFAULT** register is set.
- 0 The MnPWM5 output signal is driven Low during fault conditions if the FAULT5 bit in the **PWMFAULT** register is set.

Bit/Field	Name	Туре	Reset	Description
4	PWM4	R/W	0	MnPWM4 Fault Value
				Value Description
				1 The MnPWM4 output signal is driven High during fault conditions if the FAULT4 bit in the PWMFAULT register is set.
				The MnPWM4 output signal is driven Low during fault conditions if the FAULT4 bit in the PWMFAULT register is set.
3	PWM3	R/W	0	MnPWM3 Fault Value
				Value Description
				The MnPWM3 output signal is driven High during fault conditions if the FAULT3 bit in the PWMFAULT register is set.
				The MnPWM3 output signal is driven Low during fault conditions if the FAULT3 bit in the PWMFAULT register is set.
2	PWM2	R/W	0	MnPWM2 Fault Value
				Value Description
				1 The MnPWM2 output signal is driven High during fault conditions if the FAULT2 bit in the PWMFAULT register is set.
				O The MnPWM2 output signal is driven Low during fault conditions if the FAULT2 bit in the PWMFAULT register is set.
1	PWM1	R/W	0	MnPWM1 Fault Value
				Value Description
				The MnPWM1 output signal is driven High during fault conditions if the FAULT1 bit in the PWMFAULT register is set.
				O The MnPWM1 output signal is driven Low during fault conditions if the FAULT1 bit in the PWMFAULT register is set.
0	PWM0	R/W	0	MnPWM0 Fault Value
				Value Description
				1 The MnPWM0 output signal is driven High during fault conditions if the FAULT0 bit in the PWMFAULT register is set.
				O The MnPWM0 output signal is driven Low during fault conditions if the FAULT0 bit in the PWMFAULT register is set.

November 08, 2011 1289

Register 11: PWM Enable Update (PWMENUPD), offset 0x028


This register specifies when updates to the PWMnEN bit in the **PWMENABLE** register are performed. The PWMnEN bit enables the pwmA' or pwmB' output to be passed to the microcontroller's pin. Updates can be immediate or locally or globally synchronized to the next synchronous update.

PWM Enable Update (PWMENUPD)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:14	ENUPD7	R/W	0	MnPWM07 Enable Update Mode

Value Description

0x0 Immediate

Writes to the PWM7EN bit in the **PWMENABLE** register are used by the PWM generator immediately.

0x1 Reserved

0x2 Locally Synchronized

Writes to the PWM7EN bit in the **PWMENABLE** register are used by the PWM generator the next time the counter is 0.

0x3 Globally Synchronized

Writes to the PWM7EN bit in the **PWMENABLE** register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (**PWMCTL**) register.

Bit/Field	Name	Туре	Reset	Description
13:12	ENUPD6	R/W	0	MnPWM6 Enable Update Mode
				 Value Description 0x0 Immediate Writes to the PWM6EN bit in the PWMENABLE register are used by the PWM generator immediately. 0x1 Reserved 0x2 Locally Synchronized Writes to the PWM6EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0. 0x3 Globally Synchronized Writes to the PWM6EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
11:10	ENUPD5	R/W	0	 Value Description 0x0 Immediate Writes to the PWM5EN bit in the PWMENABLE register are used by the PWM generator immediately. 0x1 Reserved 0x2 Locally Synchronized Writes to the PWM5EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0. 0x3 Globally Synchronized Writes to the PWM5EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
9:8	ENUPD4	R/W	0	Value Description Ox0 Immediate Writes to the PWM4EN bit in the PWMENABLE register are used by the PWM generator immediately. Ox1 Reserved Ox2 Locally Synchronized Writes to the PWM4EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0. Ox3 Globally Synchronized Writes to the PWM4EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.

Bit/Field	Name	Туре	Reset	Description
7:6	ENUPD3	R/W	0	MnPWM3 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM3EN bit in the PWMENABLE register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM3EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM3EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
5:4	ENUPD2	R/W	0	MnPWM2 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM2EN bit in the PWMENABLE register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM2EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM2EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
3:2	ENUPD1	R/W	0	MnPWM1 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM1EN bit in the PWMENABLE register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM1EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM1EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.

Bit/Field	Name	Туре	Reset	Description				
1:0	ENUPD0	R/W	0	MnPWM0 Enable Update Mode				
				Value Description				
				0x0 Immediate				
				Writes to the PWM0EN bit in the PWMENABLE register are used by the PWM generator immediately.				
				0x1 Reserved				
				0x2 Locally Synchronized				
				Writes to the PWM0EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.				
				0x3 Globally Synchronized				
				Writes to the PWM0EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.				

Register 12: PWM0 Control (PWM0CTL), offset 0x040

Register 13: PWM1 Control (PWM1CTL), offset 0x080

Register 14: PWM2 Control (PWM2CTL), offset 0x0C0

Register 15: PWM3 Control (PWM3CTL), offset 0x100

These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the MnPWM0 and MnPWM1 outputs, the PWM1 block produces the MnPWM2 and MnPWM3 outputs, the PWM2 block produces the MnPWM4 and MnPWM5 outputs, and the PWM3 block produces the MnPWM6 and MnPWM7 outputs.

PWM0 Control (PWM0CTL)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							reserved							LATCH	MINFLTPER	FLTSRC
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DBFAL	LUPD	DBRIS	EUPD	DBCT	LUPD	GENE	BUPD	GENA	AUPD	CMPBUPD	CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	LATCH	R/W	0	Latch Fault Input

Value Description

- Fault Condition Not Latched
 A fault condition is in effect for as long as the generating source is asserting.
- 1 Fault Condition Latched

A fault condition is set as the result of the assertion of the faulting source and is held (latched) while the **PWMISC** INTFAULTn bit is set. Clearing the INTFAULTn bit clears the fault condition.

to provide a minimum fault condition period. The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting. The minimum fault delay is in effect only when the MINPLIPER bit is set. If a detected fault is in the process of being extended when the MINPLIPER bit is set. If a detected fault is in the process of being extended when the MINPLIPER bit is set. If a detected fault is in the process of being extended when the MINPLIPER bit is cleared, the fault condition input. The delay time is specified by the PWM clock period. Because the fault condition input. The delay function makes sense only if the fault source is unlatched. Ialched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMNNINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMNDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the nex time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested	Bit/Field	Name	Туре	Reset	Description
The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting. The minimum fault delay is in effect only when the MINFLETER bit is set. If a detected fault is in the process of being extended when the MINFLETER bit is cleared, the fault condition extension is aborted. The delay time is specified by the PWMMMINFLETER bit is realize. The effect of this is to pulse stretch fault condition input. The delay value is defined by the PWM clock, the period of the time is PWMClock* (MIFP value + 2). The delay value is defined by the PWM clock, the period of the time is PWMClock* (MIFP value + 2). The delay function makes sense only if the fault source is unlatched, latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FILTERC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Faultol input. 1 The Fault condition is determined by the Faultol input. 1 The Fault condition is determined by the configuration of the PWMInFLTSRC0 and PWMInFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMInBFALL Update Mode Value Description 0x0 Immediate The PWMINDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested	17	MINFLTPER	R/W	0	This bit specifies that the PWM generator enables a one-shot counter
The minimum fault delay is in effect only when the MINFLITPER bit is set. If a detected fault is in the process of being extended when the MINFLITPER bit is cleared, the fault condition extension is aborted. The delay time is specified by the PWMnMINFLTPER register MPP fle value. The effect of this is to pulse stretch the fault condition input. The delay value is defined by the PWM clock, period. Because the fat input is not synchronized to the PWM clock, the period of the time is PWMClock "(MFP value + 1) or PWMClock" (MFP value + 2). The delay function makes sense only if the fault source is unlatched. latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Faul±0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the nex time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0.					The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The
value. The effect of this is to pulse stretch the fault condition input. The delay value is defined by the PWM clock period. Because the fat input is not synchronized to the PWM clock, the period of the time is PWMClock "(MFP value + 1) or PWMClock "(MFP value + 2). The delay function makes sense only if the fault source is unlatched. latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault-0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					The minimum fault delay is in effect only when the MINFLTPER bit is set. If a detected fault is in the process of being extended when the
input is not synchronized to the PWM clock, the period of the time is PWMClock * (MFP value + 1) or PWMClock * (MFP value + 2). The delay function makes sense only if the fault source is unlatched. latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Faultto input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the nex time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					The delay time is specified by the PWMnMINFLTPER register MFP field value. The effect of this is to pulse stretch the fault condition input.
The delay function makes sense only if the fault source is unlatched latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault 0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the nex time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					· · · · · · · · · · · · · · · · · · ·
16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					The delay function makes sense only if the fault source is unlatched. A latched fault source makes the fault condition appear asserted until
16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The FAULT input deassertion is unaffected. 1 The PWMnMINFLTPER one-shot counter is active and extend the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					Value Description
the period of the fault condition to a minimum period. 16 FLTSRC R/W 0 Fault Condition Source Value Description 0 The Fault condition is determined by the Fault0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					·
Value Description 0 The Fault condition is determined by the Fault0 input. 1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					1 The PWMnMINFLTPER one-shot counter is active and extends
15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested	16	FLTSRC	R/W	0	Fault Condition Source
1 The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					Value Description
PWMnFLTSRC0 and PWMnFLTSRC1 registers. 15:14 DBFALLUPD R/W 0x0 PWMnDBFALL Update Mode Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested.					The Fault condition is determined by the Fault0 input.
Value Description 0x0 Immediate The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					· · · · · · · · · · · · · · · · · · ·
Ox0 Immediate The PWMnDBFALL register value is immediately updated or a write. Ox1 Reserved Ox2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. Ox3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested	15:14	DBFALLUPD	R/W	0x0	PWMnDBFALL Update Mode
The PWMnDBFALL register value is immediately updated or a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					Value Description
a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					0x0 Immediate
 Updates to the register are reflected to the generator the next time the counter is 0. Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested 					The PWMnDBFALL register value is immediately updated on a write.
Updates to the register are reflected to the generator the next time the counter is 0. Ox3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					0x1 Reserved
time the counter is 0. 0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					0x2 Locally Synchronized
Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested					Updates to the register are reflected to the generator the next time the counter is 0.
counter is 0 after a synchronous update has been requested					0x3 Globally Synchronized
g					

Bit/Field	Name	Туре	Reset	Description
13:12	DBRISEUPD	R/W	0x0	PWMnDBRISE Update Mode
				Value Description 0x0 Immediate
				The PWMnDBRISE register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register.
11:10	DBCTLUPD	R/W	0x0	PWMnDBCTL Update Mode
				Value Description
				0x0 Immediate
				The PWMnDBCTL register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register.
9:8	GENBUPD	R/W	0x0	PWMnGENB Update Mode
				Value Description
				0x0 Immediate
				The PWMnGENB register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register.

Bit/Field	Name	Туре	Reset	Description	
7:6	GENAUPD	R/W	0x0	PWMnGEN	IA Update Mode
				Value	Description
				0x0	Immediate
					The PWMnGENA register value is immediately updated on a write.
				0x1	Reserved
				0x2	Locally Synchronized
					Updates to the register are reflected to the generator the next time the counter is 0.
				0x3	Globally Synchronized
					Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register.
5	CMPBUPD	R/W	0	Comparato	r B Update Mode
				Value Des	cription
				0 Loc	ally Synchronized
					lates to the PWMnCMPB register are reflected to the erator the next time the counter is 0.
				1 Glo	bally Synchronized
				cou	lates to the register are delayed until the next time the nter is 0 after a synchronous update has been requested ugh the PWMCTL register.
4	CMPAUPD	R/W	0	Comparato	r A Update Mode
				Value Des	cription
				0 Loc	ally Synchronized
					lates to the PWMnCMPA register are reflected to the erator the next time the counter is 0.
				1 Glo	bally Synchronized
				cou	lates to the register are delayed until the next time the nter is 0 after a synchronous update has been requested ugh the PWMCTL register.
3	LOADUPD	R/W	0	Load Regis	ter Update Mode
				Value Des	cription
				0 Loc	ally Synchronized
					lates to the PWMnLOAD register are reflected to the erator the next time the counter is 0.
				1 Glo	bally Synchronized
				cou	lates to the register are delayed until the next time the nter is 0 after a synchronous update has been requested ugh the PWMCTL register.

Bit/Field	Name	Туре	Reset	Description
2	DEBUG	R/W	0	Debug Mode
				Value Description
				The counter stops running when it next reaches 0 and continues running again when no longer in Debug mode.
				1 The counter always runs when in Debug mode.
1	MODE	R/W	0	Counter Mode
				Value Description
				The counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode).
				1 The counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	ENABLE	R/W	0	PWM Block Enable
				Value Description
				The entire PWM generation block is disabled and not clocked.

- The entire PWM generation block is disabled and not clocked.
- 1 The PWM generation block is enabled and produces PWM

Register 16: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 17: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 18: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 Register 19: PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104

These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt, or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the **PWMnCMPA** register while counting up
- The counter being equal to the **PWMnCMPA** register while counting down
- The counter being equal to the **PWMnCMPB** register while counting up
- The counter being equal to the **PWMnCMPB** register while counting down


Any combination of these events can generate either an interrupt or an ADC trigger, though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified. The **PWMnRIS** register provides information about which events have caused raw interrupts.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	TRCMPBD	R/W	0	Trigger for Counter=PWMnCMPB Down

Value Description

- An ADC trigger pulse is output when the counter matches the value in the **PWMnCMPB** register value while counting down.
- 0 No ADC trigger is output.

Bit/Field	Name	Туре	Reset	Description
12	TRCMPBU	R/W	0	Trigger for Counter= PWMnCMPB Up
				Value Description
				An ADC trigger pulse is output when the counter matches the value in the PWMnCMPB register value while counting up.
				0 No ADC trigger is output.
11	TRCMPAD	R/W	0	Trigger for Counter= PWMnCMPA Down
				Value Description
				An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting down.
				0 No ADC trigger is output.
10	TRCMPAU	R/W	0	Trigger for Counter= PWMnCMPA Up
				Value Description
				An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting up.
				0 No ADC trigger is output.
9	TRCNTLOAD	R/W	0	Trigger for Counter= PWMnLOAD
				Value Description
				1 An ADC trigger pulse is output when the counter matches the PWMnLOAD register.
				0 No ADC trigger is output.
8	TRCNTZERO	R/W	0	Trigger for Counter=0
				Value Description
				1 An ADC trigger pulse is output when the counter is 0.
				0 No ADC trigger is output.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	INTCMPBD	R/W	0	Interrupt for Counter= PWMnCMPB Down
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting down.
				0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
4	INTCMPBU	R/W	0	Interrupt for Counter= PWMnCMPB Up
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting up.
				0 No interrupt.
3	INTCMPAD	R/W	0	Interrupt for Counter= PWMnCMPA Down
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting down.
				0 No interrupt.
2	INTCMPAU	R/W	0	Interrupt for Counter= PWMnCMPA Up
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting up.
				0 No interrupt.
1	INTCNTLOAD	R/W	0	Interrupt for Counter= PWMnLOAD
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnLOAD register value.
				0 No interrupt.
0	INTCNTZERO	R/W	0	Interrupt for Counter=0
				Value Description
				1 A raw interrupt occurs when the counter is zero.
				0 No interrupt.

Register 20: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

Register 21: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088

Register 22: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

Register 23: PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWM0RIS** controls the PWM generator 0 block, and so on). If a bit is set, the event has occurred; if a bit is clear, the event has not occurred. Bits in this register are cleared by writing a 1 to the corresponding bit in the **PWMnISC** register.

PWM0 Raw Interrupt Status (PWM0RIS)

INTCMPBU


RO

0

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x048

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	INTCMPBD	RO	0	Comparator B Down Interrupt Status
				Value Description
				The counter has matched the value in the PWMnCMPB register while counting down.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INTCMPBD bit in the PWMnISC register.

Value Description

- 1 The counter has matched the value in the **PWMnCMPB** register while counting up.
- 0 An interrupt has not occurred.

Comparator B Up Interrupt Status

This bit is cleared by writing a 1 to the ${\tt INTCMPBU}$ bit in the ${\tt PWMnISC}$ register.

Bit/Field	Name	Туре	Reset	Description
3	INTCMPAD	RO	0	Comparator A Down Interrupt Status
				Value Description
				The counter has matched the value in the PWMnCMPA register while counting down.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt INTCMPAD}$ bit in the ${\tt PWMnISC}$ register.
2	INTCMPAU	RO	0	Comparator A Up Interrupt Status
				Value Description
				The counter has matched the value in the PWMnCMPA register while counting up.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INTCMPAU bit in the PWMnISC register.
1	INTCNTLOAD	RO	0	Counter=Load Interrupt Status
				Value Description
				1 The counter has matched the value in the PWMnLOAD register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt INTCNTLOAD}$ bit in the ${\tt PWMnISC}$ register.
0	INTCNTZERO	RO	0	Counter=0 Interrupt Status
				Value Description
				1 The counter has matched zero.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INTCNTZERO bit in the PWMnISC register.

Register 24: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 25: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 26: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC Register 27: PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C

These registers provide the current set of interrupt sources that are asserted to the interrupt controller (**PWM0ISC** controls the PWM generator 0 block, and so on). A bit is set if the event has occurred and is enabled in the **PWMnINTEN** register; if a bit is clear, the event has not occurred or is not enabled. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)


INTCMPBU

R/W1C

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x04C

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	INTCMPBD	R/W1C	0	Comparator B Down Interrupt
				Value Description
				1 The INTCMPBD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPBD bit in the PWMnRIS register.

Comparator B Up Interrupt

Value Description

- 1 The INTCMPBU bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPBU bit in the **PWMnRIS** register.

Bit/Field	Name	Туре	Reset	Description
3	INTCMPAD	R/W1C	0	Comparator A Down Interrupt
				Value Description
				1 The INTCMPAD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAD bit in the PWMnRIS register.
2	INTCMPAU	R/W1C	0	Comparator A Up Interrupt
				Value Description
				1 The INTCMPAU bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAU bit in the PWMnRIS register.
1	INTCNTLOAD	R/W1C	0	Counter=Load Interrupt
				Value Description
				The INTCNTLOAD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTLOAD bit in the PWMnRIS register.
0	INTCNTZERO	R/W1C	0	Counter=0 Interrupt
				Value Description
				1 The INTCNTZERO bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTZERO bit in the PWMnRIS register.

November 08, 2011 1305

Register 28: PWM0 Load (PWM0LOAD), offset 0x050

Register 29: PWM1 Load (PWM1LOAD), offset 0x090

Register 30: PWM2 Load (PWM2LOAD), offset 0x0D0

Register 31: PWM3 Load (PWM3LOAD), offset 0x110

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode configured by the MODE bit in the **PWMnCTL** register, this value is either loaded into the counter after it reaches zero or is the limit of up-counting after which the counter decrements back to zero. When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and/or pwmB signal (via the **PWMnGENA/PWMnGENB** register) or drive an interruptor ADC trigger (via the **PWMnINTEN** register).


If the Load Value Update mode is locally synchronized (based on the LOADUPD field encoding in the **PWMnCTL** register), the 16-bit LOAD value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x050

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	LOAD	R/W	0x0000	Counter Load Value The counter load value.

Register 32: PWM0 Counter (PWM0COUNT), offset 0x054

Register 33: PWM1 Counter (PWM1COUNT), offset 0x094

Register 34: PWM2 Counter (PWM2COUNT), offset 0x0D4

Register 35: PWM3 Counter (PWM3COUNT), offset 0x114


These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches zero or the value in the **PWMnLOAD**, **PWMnCMPA**, or **PWMnCMPB** registers, a pulse is output which can be configured to drive the generation of a PWM signal or drive an interrupt or ADC trigger.

PWM0 Counter (PWM0COUNT)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x054

Type RO, reset 0x0000.0000



Bil/Field	Name	туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	COUNT	RO	0x0000	Counter Value

The current value of the counter.

Register 36: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 37: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 38: PWM2 Compare A (PWM2CMPA), offset 0x0D8

Register 39: PWM3 Compare A (PWM3CMPA), offset 0x118

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 1306), then no pulse is ever output.

If the comparator A update mode is locally synchronized (based on the CMPAUPD bit in the **PWMnCTL** register), the 16-bit COMPA value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x058

Type R/W reset 0x0000 0000

туре	R/VV, Tes	et uxuuut	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		1	rese	rved			1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				,	COI	MPA	ı		1		I	I	!
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	MPA R/W 0	R/W 0						

_	Siai ioid	Hamo	. , po	. 10001	Boompton
	31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	15:0	COMPA	R/W	0x00	Comparator A Value

The value to be compared against the counter.

Register 40: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 41: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 42: PWM2 Compare B (PWM2CMPB), offset 0x0DC

Register 43: PWM3 Compare B (PWM3CMPB), offset 0x11C

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is locally synchronized (based on the CMPBUPD bit in the **PWMnCTL** register), the 16-bit COMPB value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare B (PWM0CMPB)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x05C Type R/W. reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	i			rese	rved				1		1	,
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СОМРВ															
R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	RO 0 15	RO RO 0 0 15 14 R/W R/W	RO RO RO 0 0 15 14 13 R/W R/W R/W R/W	RO RO RO RO 0 0 0 15 14 13 12 R/W R/W R/W R/W R/W R/W	RO RO RO RO RO O O O O O O O O O O O O	RO RO RO RO RO RO O O O O O O O O O O O	RO RO RO RO RO RO RO O O O O O O O O O	RO RO RO RO RO RO RO RO O O O O O O O O	RO O O O O O	RO O O O O O	RO	RO	RO	RO	RO

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	СОМРВ	R/W	0x0000	Comparator B Value The value to be compared against the counter.

Register 44: PWM0 Generator A Control (PWM0GENA), offset 0x060

Register 45: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

Register 46: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

Register 47: PWM3 Generator A Control (PWM3GENA), offset 0x120

These registers control the generation of the pwmA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENA** register controls generation of the pwm0A signal; **PWM1GENA**, the pwm1A signal; **PWM2GENA**, the pwm2A signal; and **PWM3GENA**, the pwm3A signal.


If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

If the Generator A update mode is immediate (based on the GENAUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAU, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator A Control (PWM0GENA)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x060

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	ACTCMPBD	R/W	0x0	Action for Comparator B Down
				This field specifies the action to be taken when the counter matches comparator B while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
9:8	ACTCMPBU	R/W	0x0	Action for Comparator B Up
				This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
7:6	ACTCMPAD	R/W	0x0	Action for Comparator A Down
				This field specifies the action to be taken when the counter matches comparator A while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
5:4	ACTCMPAU	R/W	0x0	Action for Comparator A Up This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.

Bit/Field	Name	Туре	Reset	Description
3:2	ACTLOAD	R/W	0x0	Action for Counter=LOAD
				This field specifies the action to be taken when the counter matches the value in the PWMnLOAD register.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
1:0	ACTZERO	R/W	0x0	Action for Counter=0
				This field specifies the action to be taken when the counter is zero.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.

Register 48: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 49: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 50: PWM2 Generator B Control (PWM2GENB), offset 0x0E4 Register 51: PWM3 Generator B Control (PWM3GENB), offset 0x124

These registers control the generation of the pwmB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENB** register controls generation of the pwm0B signal; **PWM1GENB**, the pwm1B signal; **PWM2GENB**, the pwm2B signal; and **PWM3GENB**, the pwm3B signal.


If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

If the Generator B update mode is immediate (based on the GENBUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAU, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator B Control (PWM0GENB)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x064

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	ACTCMPBD	R/W	0x0	Action for Comparator B Down
				This field specifies the action to be taken when the counter matches comparator B while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
9:8	ACTCMPBU	R/W	0x0	Action for Comparator B Up
				This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
7:6	ACTCMPAD	R/W	0x0	Action for Comparator A Down
				This field specifies the action to be taken when the counter matches comparator A while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
5:4	ACTCMPAU	R/W	0x0	Action for Comparator A Up This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.

Bit/Field	Name	Туре	Reset	Description
3:2	ACTLOAD	R/W	0x0	Action for Counter=LOAD This field specifies the action to be taken when the counter matches the load value.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
1:0	ACTZERO	R/W	0x0	Action for Counter=0
				This field specifies the action to be taken when the counter is 0.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.

Register 52: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

Register 53: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8

Register 54: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8

Register 55: PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128


The **PWMnDBCTL** register controls the dead-band generator, which produces the MnPWMn signals based on the pwmA and pwmB signals. When disabled, the pwmA signal passes through to the pwmA' signal and the pwmB signal passes through to the pwmB' signal. When dead-band control is enabled, the pwmB signal is ignored, the pwmA' signal is generated by delaying the rising edge(s) of the pwmA signal by the value in the **PWMnDBRISE** register (see page 1317), and the pwmB' signal is generated by inverting the pwmA signal and delaying the falling edge(s) of the pwmA signal by the value in the **PWMnDBFALL** register (see page 1318). The Output Control block outputs the pwm0A' signal on the MnPWM0 signal and the pwm0B' signal on the MnPWM1 signal. In a similar manner, MnPWM2 and MnPWM3 are produced from the pwm1A' and pwm1B' signals, MnPWM4 and MnPWM5 are produced from the pwm2A' and pwm2B' signals, and MnPWM6 and MnPWM7 are produced from the pwm3A' and pwm3B' signals.

If the Dead-Band Control mode is immediate (based on the DBCTLUPD field encoding in the **PWMnCTL** register), the ENABLE bit value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Control (PWM0DBCTL)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x068

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ENABLE	R/W	0	Dead-Band Generator Enable

Value Description

- 1 The dead-band generator modifies the pwmA signal by inserting dead bands into the pwmA' and pwmB' signals.
- The pwmA and pwmB signals pass through to the pwmA' and pwmB' signals unmodified.

Register 56: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 57: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 58: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

Register 59: PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C


The **PWMnDBRISE** register contains the number of clock cycles to delay the rising edge of the pwmA signal when generating the pwmA' signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a High pulse on the pwmA signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the pwmA High time always exceeds the rising-edge delay.

If the Dead-Band Rising-Edge Delay mode is immediate (based on the DBRISEUPD field encoding in the **PWMnCTL** register), the 12-bit RISEDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x06C Type R/W, reset 0x0000.0000



		. , , , ,		
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	RISEDELAY	R/W	0x000	Dead-Band Rise Delay

The number of clock cycles to delay the rising edge of pwmA' after the rising edge of pwmA.

Register 60: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

Register 61: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 62: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

Register 63: PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130

The **PWMnDBFALL** register contains the number of clock cycles to delay the rising edge of the pwmB' signal from the falling edge of the pwmA signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a Low pulse on the pwmA signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the pwmA Low time always exceeds the falling-edge delay.

If the Dead-Band Falling-Edge-Delay mode is immediate (based on the DBFALLUP field encoding in the **PWMnCTL** register), the 12-bit FALLDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1269). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.


PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x070

Dit/Field

Type R/W, reset 0x0000.0000



Bivrieiu	ivame	rype	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	FALLDELAY	R/W	0x000	Dead-Band Fall Delay

The number of clock cycles to delay the falling edge of pwmB' from the rising edge of pwmA.

Register 64: PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074

Register 65: PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4

Register 66: PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4

Register 67: PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134


This register specifies which fault pin inputs are used to generate a fault condition. Each bit in the following register indicates whether the corresponding fault pin is included in the fault condition. All enabled fault pins are ORed together to form the **PWMnFLTSRC0** portion of the fault condition. The **PWMnFLTSRC0** fault condition is then ORed with the **PWMnFLTSRC1** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 1294) is clear, only the Faulto signal affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

PWM0 Fault Source 0 (PWM0FLTSRC0)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x074 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	FAULT3	R/W	0	Fault3 Input

Value Description

- 0 The Fault3 signal is suppressed and cannot generate a fault condition
- 1 The Fault3 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).

Note: The FLTSRC bit in the **PWMnCTL** register must be set for this bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description	
2	FAULT2	R/W	0	Fault2 Input	
				Value Description	
				0 The Fault2 signal is suppressed and cannot generate a fau condition.	ılt
				1 The Fault2 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).	
				Note: The FLTSRC bit in the PWMnCTL register must be set for the bit to affect fault condition generation.	his
1	FAULT1	R/W	0	Fault1 Input	
				Value Description	
				The Fault1 signal is suppressed and cannot generate a fau condition.	ılt
				1 The Fault1 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).	
				Note: The FLTSRC bit in the PWMnCTL register must be set for the bit to affect fault condition generation.	his
0	FAULT0	R/W	0	Fault0 Input	
				Value Description	
				0 The Fault0 signal is suppressed and cannot generate a fau condition.	ılt
				1 The Fault0 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).	
				Note: The FLTSRC bit in the PWMnCTL register must be set for the bit to affect fault condition generation.	his

Register 68: PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078

Register 69: PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8

Register 70: PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8

Register 71: PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138


This register specifies which digital comparator triggers from the ADC are used to generate a fault condition. Each bit in the following register indicates whether the corresponding digital comparator trigger is included in the fault condition. All enabled digital comparator triggers are ORed together to form the **PWMnFLTSRC1** portion of the fault condition. The **PWMnFLTSRC1** fault condition is then ORed with the **PWMnFLTSRC0** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 1294) is clear, only the PWM Fault0 pin affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

PWM0 Fault Source 1 (PWM0FLTSRC1)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x078

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCMP7	R/W	0	Digital Comparator 7

Value Description

- The trigger from digital comparator 7 is suppressed and cannot generate a fault condition.
- 1 The trigger from digital comparator 7 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).

Note: The FLTSRC bit in the **PWMnCTL** register must be set for this bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description
6	DCMP6	R/W	0	Digital Comparator 6
				Value Description
				The trigger from digital comparator 6 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 6 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
5	DCMP5	R/W	0	Digital Comparator 5
				Value Description
				The trigger from digital comparator 5 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 5 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
4	DCMP4	R/W	0	Digital Comparator 4
				Value Description
				The trigger from digital comparator 4 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 4 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
3	DCMP3	R/W	0	Digital Comparator 3
				Value Description
				The trigger from digital comparator 3 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 3 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description
2	DCMP2	R/W	0	Digital Comparator 2
				Value Description
				The trigger from digital comparator 2 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 2 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
1	DCMP1	R/W	0	Digital Comparator 1
				Value Description
				The trigger from digital comparator 1 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 1 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
0	DCMP0	R/W	0	Digital Comparator 0
				Value Description
				0 The trigger from digital comparator 0 is suppressed and cannot generate a fault condition.
				The trigger from digital comparator 0 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.


Register 72: PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C Register 73: PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC Register 74: PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC Register 75: PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C

If the MINFLTPER bit in the **PWMnCTL** register is set, this register specifies the 16-bit time-extension value to be used in extending the fault condition. The value is loaded into a 16-bit down counter, and the counter value is used to extend the fault condition. The fault condition is released in the clock immediately after the counter value reaches 0. The fault condition is asynchronous to the PWM clock; and the delay value is the product of the PWM clock period and the (MFP field value + 1) or (MFP field value + 2) depending on when the fault condition asserts with respect to the PWM clock. The counter decrements at the PWM clock rate, without pause or condition.

PWM0 Minimum Fault Period (PWM0MINFLTPER)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x07C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MFP	R/W	0x0000	Minimum Fault Period

The number of PWM clocks by which a fault condition is extended when the delay is enabled by ${\bf PWMnCTL}$ ${\tt MINFLTPER}.$

Register 76: PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 Register 77: PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 Register 78: PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 Register 79: PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980

This register defines the PWM fault pin logic sense.

PWM0 Fault Pin Logic Sense (PWM0FLTSEN)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000

Offset 0x800

Type R/W, reset 0x0000.0000

Турс	1011, 1000	J. UNOUUU	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							'	reser	ved	•		'			•	
Type	RO	RO	RO	RO 0	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0		0	0	0		0	0	0	0	0	0	0	0
	15 	14	13	12	11 1 1	10	9	8	7	6	5	4	3	2	1	0
							eserved						FAULT3	FAULT2	FAULT1	FAULT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Тур	е	Reset	Desc	ription							
	31:4		reser	ved	R)	0x0000.000	Softv	vare sh	ould not	rely on t	he value	e of a res	erved hit	t To pro	vide
	01.4		10001	vou	1		0,0000.000						value of			
								prese	erved a	cross a r	ead-mo	dify-write	e operation	on.		
	3		FAUL	_T3	R٨	N	0	Fault	3 Sens	е						
								\/alu	e Desc	crintion						
								0			dicated i	if the Fa	ult3 sig	nal is Hi	ah	
								1					ult3 sig		_	
	2		FAUL	_T2	R/\	N	0	Fault	2 Sens	е						
								Valu	e Desc	crintion						
								vaiu 0			dicated	if the En	ult2 sig	nal ic Hi	ah	
								1					u1t2 sig u1t2 sig		_	
								·	7 11 0		aloatoa		arez o .g	110110 20	•••	
	1		FAUL	_T1	RΛ	Ν	0	Fault	:1 Sens	e						
									e Desc		diaatad	if the ==] + 1 oio	نا ا ما امم	ah	
								0 1					ult1 sig ult1 sig		-	
								'	Alle	1101 15 111	ulcaleu	пинста	uici sig	ilai is Lu	vv.	
	0		FAUL	TO	R۸	۸/	0	Fault	:0 Sens	e						
	Ü		17101	0	10	•	Ü									
									e Desc							
								0					ult0 sig		-	
								1	An e	rror is in	aicated	IT the Fa	ult0 sig	nai is Lo	W.	

Register 80: PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804

Register 81: PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884

Register 82: PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904

Register 83: PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984

Along with the **PWMnFLTSTAT1** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT0** register are read-only (RO) and provide the current state of the MnFAULTn inputs.


If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT0** register are read / write 1 to clear (R/W1C) and provide a latched version of the MnFAULTn inputs. In this mode, the register bits are cleared by writing a 1 to a set bit. The MnFAULTn inputs are recorded after their sense is adjusted in the generator.

The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 0 (PWM0FLTSTAT0)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x804

Type -, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	FAULT3	-	0	Fault Input 3

sense adjustment.

If the **PWMnCTL** register LATCH bit is clear, this bit is RO and represents the current state of the ${\tt MnFAULT3}$ input signal after the logic sense adjustment.

If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the MnFAULT3 input signal after the logic

■ If FAULT3 is set, the input transitioned to the active state previously.

- If FAULT3 is clear, the input has not transitioned to the active state since the last time it was cleared.
- The FAULT3 bit is cleared by writing it with the value 1.

Bit/Field	Name	Туре	Reset	Description
2	FAULT2	-	0	Fault Input 2 If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the MnFAULT2 input signal after the logic sense adjustment. If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the MnFAULT2 input signal after the logic sense adjustment. If FAULT2 is set, the input transitioned to the active state previously.
				 If FAULT2 is clear, the input has not transitioned to the active state since the last time it was cleared.
				■ The FAULT2 bit is cleared by writing it with the value 1.
1	FAULT1	-	0	Fault Input 1 If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the MnFAULT1 input signal after the logic sense adjustment. If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the MnFAULT1 input signal after the logic sense adjustment. If FAULT1 is set, the input transitioned to the active state previously. If FAULT1 is clear, the input has not transitioned to the active state since the last time it was cleared. The FAULT1 bit is cleared by writing it with the value 1.
0	FAULT0	-	0	Fault Input 0 If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the input signal after the logic sense adjustment. If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the input signal after the logic sense adjustment. If FAULTO is set, the input transitioned to the active state previously. If FAULTO is clear, the input has not transitioned to the active state since the last time it was cleared. The FAULTO bit is cleared by writing it with the value 1.

Register 84: PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808

Register 85: PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888

Register 86: PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908

Register 87: PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988

Along with the **PWMnFLTSTAT0** register, this register provides status regarding the fault condition inputs.


If the LATCH bit in the PWMnCTL register is clear, the contents of the PWMnFLTSTAT1 register are read-only (RO) and provide the current state of the digital comparator triggers.

If the LATCH bit in the PWMnCTL register is set, the contents of the PWMnFLTSTAT1 register are read / write 1 to clear (R/W1C) and provide a latched version of the digital comparator triggers. In this mode, the register bits are cleared by writing a 1 to a set bit. The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the PWMnCTL register is set).

PWM0 Fault Status 1 (PWM0FLTSTAT1)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0x808

Type -, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCMP7	_	0	Digital Comparator 7 Trigger

Digital Comparator 7 Trigger

If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 7 trigger input.

If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger.

- If DCMP7 is set, the trigger transitioned to the active state previously.
- If DCMP7 is clear, the trigger has not transitioned to the active state since the last time it was cleared.
- The DCMP7 bit is cleared by writing it with the value 1.

Bit/Field	Name	Туре	Reset	Description
6	DCMP6	-	0	Digital Comparator 6 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 6 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP6 is set, the trigger transitioned to the active state previously.
				 If DCMP6 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP6 bit is cleared by writing it with the value 1.
5	DCMP5	-	0	Digital Comparator 5 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 5 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP5 is set, the trigger transitioned to the active state previously. If DCMP5 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP5 bit is cleared by writing it with the value 1.
4	DCMP4	-	0	Digital Comparator 4 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 4 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP4 is set, the trigger transitioned to the active state previously. If DCMP4 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP4 bit is cleared by writing it with the value 1.
3	DCMP3	-	0	Digital Comparator 3 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 3 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP3 is set, the trigger transitioned to the active state previously. If DCMP3 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP3 bit is cleared by writing it with the value 1.

Bit/Field	Name	Туре	Reset	Description
2	DCMP2	-	0	Digital Comparator 2 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 2 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP2 is set, the trigger transitioned to the active state previously. If DCMP2 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP2 bit is cleared by writing it with the value 1.
1	DCMP1	-	0	Digital Comparator 1 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 1 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP1 is set, the trigger transitioned to the active state previously. If DCMP1 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP1 bit is cleared by writing it with the value 1.
0	DCMP0	-	0	Digital Comparator 0 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 0 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. If DCMP0 is set, the trigger transitioned to the active state previously. If DCMP0 is clear, the trigger has not transitioned to the active state since the last time it was cleared. The DCMP0 bit is cleared by writing it with the value 1.

Register 88: PWM Peripheral Properties (PWMPP), offset 0xFC0

The **PWMPP** register provides information regarding the properties of the PWM module.

PWM Peripheral Properties (PWMPP)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0xFC0

Type RO, reset 0x0000.0344

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			' '				'	rese	rved L	'	1	'	ı !	1	ı				
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	ı		reserved			ONE	EFAULT	ESYNC		FC	I CNT	ı		GC	I CNT	i			
Type Reset	- 0	0	- 0	- 0	- 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0			
E	Bit/Field		Nam	ie	Ту	/pe	Reset	Des	Description										
	31:11		reserv	ed .		-	0x0	com	Software should not rely on the value of a reser- compatibility with future products, the value of a preserved across a read-modify-write operation.				a reserv						
	10		ONE	≣	F	RO	0x0	One	-Shot M	ode									
								Valu	ue Desc	cription									
								1	One-	shot mo	des are	available) .						
								0	One	shot mo	des are	not avail	able.						
	9		EFAU	LT	F	RO	0x1	Exte	ended Fa	ault									
								Valu	ue Desc	ription									
								1	Exte	nded fau	ılt capab	ilities are	availab	le.					
								0	Exte	nded fau	ılt capab	ilities are	not ava	ilable.					
	8		ESYN	IC	F	RO	0x1	Exte	ended Sy	/nchroni:	zation								
								Valu	ue Desc	ription									
								1	Exte	nded syr	nchroniza	ation is a	vailable						
								0	Exte	nded syr	nchroniz	ation is n	ot availa	ıble.					
	7:4		FCN	Т	F	RO	0x4	Fau	It Inputs										
								Valu	ue D	escriptio	on								
								0x0		Io fault ir									
								0x1	1	fault inp	out.								
								0x2	2	fault inp	out.								
								0x3	3	fault inp	out.								
								0x4	4	fault inp	out.								
								0x5	- 0xF r	eserved									

Bit/Field	Name	Type	Reset	Description	n	
3:0	GCNT	RO	0x4	Generators		
				Value	Description	
				0x0	No generators.	
				0x1	1 generator	
				0x2	2 generators	
				0x3	3 generators	
				0x4	4 generators	
				0x5 - 0xF	reserved	

The number of PWM outputs is 2 times the number of PWM generators.

Register 89: PWM Peripheral Configuration (PWMPC), offset 0xFC4

The PWMPC register provides information regarding the configuration of the PWM module...

PWM Peripheral Configuration (PWMPC)

PWM0 base: 0x4002.8000 PWM1 base: 0x4002.9000 Offset 0xFC4


Type R/W, reset 0x0000.0000

7:0

PWMDIV

R/W

0x7



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	USEPWMDIV	R/W	0	Enable PWM Clock Divisor
				Value Description
				1 The PWM clock divider is the source for the PWM clock.
				The system clock is the source for the PWM clock.
				This bit has the same function as the legacy <code>USEPWMDIV</code> bit in the RCC register.

PWM Clock Divisor

This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The rising edge of this clock is synchronous with the system clock.

Value	Description
0x0	/2
0x1	/4
0x2	/8
0x3	/16
0x4	/32
0x5	/64
0x6	/64
0x7	/64 (default)
0x8 - 0xF	reserved

This bit has the same function as the legacy ${\tt PWMDIV}$ bit in the RCC register.

21 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The LM4F232H5BB microcontroller includes two quadrature encoder interface (QEI) modules. Each QEI module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The Stellaris[®] LM4F232H5BB microcontroller includes two QEI modules providing control of two motors at the same time with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system)
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

21.1 Block Diagram

Figure 21-1 on page 1335 provides a block diagram of a Stellaris QEI module.




Figure 21-1. QEI Block Diagram

21.2 Signal Description

The following table lists the external signals of the QEI module and describes the function of each. The QEI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these QEI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 698) should be set to choose the QEI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 717) to assign the QEI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 674.

Table 21-1. QEI Signals (157BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
IDX0	C1 L9 K4 A9	PD3 (6) PF4 (6) PH1 (5) PJ2 (5)	I	TTL	QEI module 0 index.
IDX1	L2 L7 N3	PC4 (6) PG5 (6) PG7 (5)	1	TTL	QEI module 1 index.
PhA0	A3 M9 J3	PD6 (6) PF0 (6) PH4 (5)	1	TTL	QEI module 0 phase A.
PhA1	L1 L8 M7	PC5 (6) PG0 (6) PG3 (6)	ſ	TTL	QEI module 1 phase A.

Table 21-1. QEI Signals (157BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PhB0	B3 N9 H4	PD7 (6) PF1 (6) PH5 (5)	1	TTL	QEI module 0 phase B.
PhB1	K1 K8 K7	PC6 (6) PG1 (6) PG4 (6)	I	TTL	QEI module 1 phase B.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

21.3 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module input signals have a digital noise filter on them that can be enabled to prevent spurious operation. The noise filter requires that the inputs be stable for a specified number of consecutive clock cycles before updating the edge detector. The filter is enabled by the FILTEN bit in the QEI Control (QEICTL) register. The frequency of the input update is programmable using the FILTCNT bit field in the QEICTL register.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SIGMODE bit of the **QEICTL** register (see page 1340).

When the QEI module is set to use the quadrature phase mode (SIGMODE bit is clear), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB edge provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. The reset mode is determined by the RESMODE bit of the **QEICTL** register.


When RESMODE is set, the positional counter is reset when the index pulse is sensed. This mode limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEI Maximum Position (QEIMAXPOS)** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When RESMODE is clear, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

Velocity capture uses a configurable timer and a count register. The timer counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEI Velocity** (**QEISPEED**) register, while the edge count for the current time period is being accumulated in the **QEI Velocity Counter** (**QEICOUNT**) register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (overwriting the previous value), the **QEICOUNT** register is cleared, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 21-2 on page 1337 shows how the Stellaris quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

Figure 21-2. Quadrature Encoder and Velocity Predivider Operation



The period of the timer is configurable by specifying the load value for the timer in the **QEI Timer Load (QEILOAD)** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is required to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

```
rpm = (clock * (2 ^ VELDIV) * SPEED * 60) ÷ (LOAD * ppr * edges)
where:
```

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the QEICTL register (2 for CAPMODE clear and 4 for CAPMODE set)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of $\div 1$ (VELDIV is clear) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 ($\frac{1}{4}$ of a second), it would count 20,480 pulses per update. Using the above equation:

```
rpm = (10000 * 1 * 20480 * 60) \div (2500 * 2048 * 4) = 600 rpm
```

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

```
rpm = (10000 * 1 * 102400 * 60) \div (2500 * 2048 * 4) = 3000 rpm
```

Care must be taken when evaluating this equation because intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation and reduce the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, the load value can be a power of 2. For other encoders, a load value must be selected such that the product is very close to a power of 2. For example, a 100 pulse-per-revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2¹⁴. In this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the microcontroller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

21.4 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock using the **RCGCQEI** register in the System Control module (see page 405).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register in the System Control module (see page 389).
- **3.** In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. To determine which GPIOs to configure, see Table 23-4 on page 1387.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the QEI signals to the appropriate pins (see page 717 and Table 23-5 on page 1398).
- 5. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. A 1000-line encoder with four edges per line, results in 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) as the count is zero-based.
 - Write the **QEICTL** register with the value of 0x0000.0018.
 - Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- **6.** Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- 7. Delay until the encoder position is required.
- 8. Read the encoder position by reading the QEI Position (QEIPOS) register value.

21.5 Register Map

Table 21-2 on page 1339 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000QEI1: 0x4002.D000

Note that the QEI module clock must be enabled before the registers can be programmed (see page 405). There must be a delay of 3 system clocks after the QEI module clock is enabled before any QEI module registers are accessed.

Table 21-2. QEI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	QEICTL	R/W	0x0000.0000	QEI Control	1340
0x004	QEISTAT	RO	0x0000.0000	QEI Status	1343
0x008	QEIPOS	R/W	0x0000.0000	QEI Position	1344
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position	1345
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load	1346
0x014	QEITIME	RO	0x0000.0000	QEI Timer	1347
0x018	QEICOUNT	RO	0x0000.0000	QEI Velocity Counter	1348
0x01C	QEISPEED	RO	0x0000.0000	QEI Velocity	1349
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	1350
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	1352
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	1354

21.6 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000


This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI Control (QEICTL)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
Divi leiu	ivaille	туре	Nesei	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:16	FILTCNT	R/W	0x0	Input Filter Prescale Count
				This field controls the frequency of the input update.
				When this field is clear, the input is sampled after 2 system clocks. When this field ix 0x1, the input is sampled after 3 system clocks. Similarly, when this field is 0xF, the input is sampled after 17 clocks.
15:14	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	FILTEN	R/W	0	Enable Input Filter
				Value Description
				0 The QEI inputs are not filtered.
				Enables the digital noise filter on the QEI input signals. Inputs must be stable for 3 consecutive clock edges before the edge detector is updated.
12	STALLEN	R/W	0	Stall QEI
				Value Decembra

Value Description

- The QEI module does not stall when the microcontroller is stopped by a debugger.
- 1 The QEI module stalls when the microcontroller is stopped by a debugger.

Bit/Field	Name	Туре	Reset	Description
11	INVI	R/W	0	Invert Index Pulse
				Value Description
				0 No effect.
				1 Inverts the IDX input.
10	INVB	R/W	0	Invert PhB
				Value Description
				0 No effect.
				1 Inverts the PhB input.
9	INVA	R/W	0	Invert PhA
				Value Description
				0 No effect.
				1 Inverts the PhA input.
8:6	VELDIV	R/W	0x0	Predivide Velocity
				This field defines the predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator.
				Value Predivider
				0x0 ÷1
				0x1 ÷2
				0x2 ÷4
				0x3 ÷8
				0x4 ÷16
				0x5 ÷32
				0x6 ÷64
				0x7 ÷128
5	VELEN	R/W	0	Capture Velocity
				Value Description
				0 No effect.
				1 Enables capture of the velocity of the quadrature encoder.
4	RESMODE	R/W	0	Reset Mode
				Value Description
				O The position counter is reset when it reaches the maximum as defined by the MAXPOS field in the QEIMAXPOS register.
				1 The position counter is reset when the index pulse is captured.

Bit/Field	Name	Туре	Reset	Description
3	CAPMODE	R/W	0	Capture Mode
				Value Description
				Only the PhA edges are counted.
				1 The PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SIGMODE	R/W	0	Signal Mode
				Value Description
				0 The PhA and PhB signals operate as quadrature phase signals.
				1 The PhA and PhB signals operate as clock and direction.
1	SWAP	R/W	0	Swap Signals
				Value Description
				0 No effect.
				1 Swaps the PhA and PhB signals.
0	ENABLE	R/W	0	Enable QEI
				Value Description
				0 No effect.
				1 Enables the quadrature encoder module.


Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI Status (QEISTAT)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DIRECTION	RO	0	Direction of Rotation Indicates the direction the encoder is rotating.
				Value Description
				0 The encoder is rotating forward.
				1 The encoder is rotating in reverse.
0	ERROR	RO	0	Error Detected

Value Description

0 No error.

An error was detected in the gray code sequence (that is, both signals changing at the same time). **POSITION**

R/W

Register 3: QEI Position (QEIPOS), offset 0x008


This register contains the current value of the position integrator. The value is updated by the status of the QEI phase inputs and can be set to a specific value by writing to it.

QEI Position (QEIPOS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x008

31:0

Type R/W, reset 0x0000.0000



0x0000.0000 Current Position Integrator Value

The current value of the position integrator.


Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving in reverse, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x00C

Type R/W, reset 0x0000.0000



The maximum value of the position integrator.


Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Because this value is loaded into the timer on the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 decimal clocks per timer period, this register should contain 1999 decimal.

QEI Timer Load (QEILOAD)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x010

Type R/W, reset 0x0000.0000




The load value for the velocity timer.

Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when the VELEN bit in the QEICTL register is clear.

QEI Timer (QEITIME)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x014 Type RO, reset 0x0000.0000




The current value of the velocity timer.

Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Because this count is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register because there is a small window of time between the two reads, during which either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when the VELEN bit in the **QEICTL** register is clear.

QEI Velocity Counter (QEICOUNT)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x018 Type RO, reset 0x0000.0000



The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C


This register contains the most recently measured velocity of the quadrature encoder. This value corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when the VELEN bit in the **QEICTL** register is clear.

QEI Velocity (QEISPEED)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x01C

Type RO, reset 0x0000.0000



The measured speed of the quadrature encoder in pulses per period.

Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020


This register contains enables for each of the QEI module interrupts. An interrupt is asserted to the interrupt controller if the corresponding bit in this register is set.

QEI Interrupt Enable (QEIINTEN)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTERROR	R/W	0	Phase Error Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the INTERROR bit in the QEIRIS register is set.
				O The INTERROR interrupt is suppressed and not sent to the interrupt controller.
2	INTDIR	R/W	0	Direction Change Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the INTDIR bit in the QEIRIS register is set.
				O The INTDIR interrupt is suppressed and not sent to the interrupt controller.
1	INTTIMER	R/W	0	Timer Expires Interrupt Enable

Value Description

- An interrupt is sent to the interrupt controller when the INTTIMER bit in the QEIRIS register is set.
- 0 The ${\tt INTTIMER}$ interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
0	INTINDEX	R/W	0	Index Pulse Detected Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the INTINDEX bit in the QEIRIS register is set.
				O The INTINDEX interrupt is suppressed and not sent to the interrupt controller.


Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (configured through the **QEIINTEN** register). If a bit is set, the latched event has occurred; if a bit is clear, the event in question has not occurred.

QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x024

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTERROR	RO	0	Phase Error Detected
				Value Description
				1 A phase error has been detected.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INTERROR bit in the QEIISC register.
2	INTDIR	RO	0	Direction Change Detected
				Value Description
				1 The rotation direction has changed
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt INTDIR}$ bit in the ${\tt QEIISC}$ register.
1	INTTIMER	RO	0	Velocity Timer Expired
				Value Description
				1 The velocity timer has expired.

An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt INTTIMER}$ bit in the **QEIISC**

1352 November 08, 2011

register.

Bit/Field	Name	Туре	Reset	Description
0	INTINDEX	RO	0	Index Pulse Asserted
				Value Description 1 The index pulse has occurred. 0 An interrupt has not occurred. This bit is cleared by writing a 1 to the INTINDEX bit in the QEIISC register.

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. If a bit is set, the latched event has occurred and is enabled to generate an interrupt; if a bit is clear the event in question has not occurred or is not enabled to generate an interrupt. This register is R/W1C; writing a 1 to a bit position clears the bit and the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)


INTTIMER

R/W1C

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x028

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTERROR	R/W1C	0	Phase Error Interrupt
				Value Description
				1 The INTERROR bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTERROR bit in the QEIRIS register.
2	INTDIR	R/W1C	0	Direction Change Interrupt
				Value Description
				1 The INTDIR bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INTDIR}$ bit in the ${\bf QEIRIS}$ register.

Value Description

Velocity Timer Expired Interrupt

- 1 The INTTIMER bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INTTIMER}$ bit in the ${\bf QEIRIS}$ register.


Bit/Field	Name	Туре	Reset	Description
0	INTINDEX	R/W1C	0	Index Pulse Interrupt
				Value Description
				1 The INTINDEX bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTINDEX bit in the QEIRIS register.

22 Pin Diagram

The LM4F232H5BB microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 23-5 on page 1398.

Figure 22-1. 157-Ball BGA Package Pin Diagram (Top View)



23 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 715) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 698) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 717), which selects one of several available peripheral functions for that GPIO.

Important: All GPIO pins are configured as GPIOs by default with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pin	Default State	GPIOAFSEL Bit	GPIOPCTL PMCx Bit Field
PA[1:0]	UART0	0	0x1
PA[5:2]	SSI0	0	0x1
PB[3:2]	I ² C0	0	0x1
PC[3:0]	JTAG/SWD	1	0x3

Table 23-1. GPIO Pins With Default Alternate Functions

Table 23-2 on page 1358 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 23-3 on page 1374 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 23-4 on page 1387 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 23-5 on page 1398 lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select** (**GPIOAMSEL**) register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register. The digital signals are enabled by setting the appropriate bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control** (**GPIOPCTL**) register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 23-6 on page 1402 lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality. Application Note AN01274 Configuring Stellaris[®] Microcontrollers with Pin Multiplexing provides an overview of the pin muxing implementation, an explanation of how a system designer defines a pin configuration, and examples of the pin configuration process.

Note: All digital inputs are Schmitt triggered.

Table 23-2. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
A1	GND	-	Power	Ground reference for logic and I/O pins.
A2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
	PD6	I/O	TTL	GPIO port D bit 6.
	AIN5	I	Analog	Analog-to-digital converter input 5.
A 2	M0FAULT0	I	TTL	Motion Control Module 0 PWM Fault 0.
A3 -	PhA0	I	TTL	QEI module 0 phase A.
	U2Rx	I	TTL	UART module 2 receive.
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
	PD4	I/O	TTL	GPIO port D bit 4.
A4 -	AIN7	I	Analog	Analog-to-digital converter input 7.
	U6Rx	I	TTL	UART module 6 receive.
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	PE4	I/O	TTL	GPIO port E bit 4.
	AIN9	I	Analog	Analog-to-digital converter input 9.
	CAN0Rx	I	TTL	CAN module 0 receive.
A5	I2C2SCL	I/O	OD	I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
7.0	MOPWM4	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
	M1PWM2	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
	U5Rx	I	TTL	UART module 5 receive.
	PB5	I/O	TTL	GPIO port B bit 5.
	AIN11	I	Analog	Analog-to-digital converter input 11.
	CAN0Tx	0	TTL	CAN module 0 transmit.
A6	MOPWM3	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.
	SSI2Fss	I/O	TTL	SSI module 2 frame.
	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	PE6	I/O	TTL	GPIO port E bit 6.
A7	AIN21	I	Analog	Analog-to-digital converter input 21.
	CAN1Rx	I	TTL	CAN module 1 receive.
	PN0	I/O	TTL	GPIO port N bit 0.
A8	AIN23	I	Analog	Analog-to-digital converter input 23.
7.0	CAN0Rx	I	TTL	CAN module 0 receive.
	PJ2	I/O	TTL	GPIO port J bit 2.
	IDX0	I	TTL	QEI module 0 index.
A9 -	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
	U5Rx	I	TTL	UART module 5 receive.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PC1	I/O	TTL	GPIO port C bit 1.
	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
A10 –	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
	TMS	I	TTL	JTAG TMS and SWDIO.
	PC3	I/O	TTL	GPIO port C bit 3.
A44	SWO	0	TTL	JTAG TDO and SWO.
A11	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
	TDO	0	TTL	JTAG TDO and SWO.
	PK7	I/O	TTL	GPIO port K bit 7.
A12	M0FAULT3	I	TTL	Motion Control Module 0 PWM Fault 3.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	PL2	I/O	TTL	GPIO port L bit 2.
A13	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	I	Analog	Analog-to-digital converter input 14.
	I2C3SDA	I/O	OD	I ² C module 3 data.
D4	морwм7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
B1 _	M1PWM1	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.
	SSI1Fss	I/O	TTL	SSI module 1 frame.
	SSI3Fss	I/O	TTL	SSI module 3 frame.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15	I	Analog	Analog-to-digital converter input 15.
	I2C3SCL	I/O	OD	I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
B2	морwм6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	M1PWM0	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
	SSI1Clk	I/O	TTL	SSI module 1 clock.
	SSI3Clk	I/O	TTL	SSI module 3 clock.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PD7	I/O	TTL	GPIO port D bit 7.
	AIN4	1	Analog	Analog-to-digital converter input 4.
	M0FAULT1	I	TTL	Motion Control Module 0 PWM Fault 1.
В3	NMI	1	TTL	Non-maskable interrupt.
	PhB0	1	TTL	QEI module 0 phase B.
	U2Tx	0	TTL	UART module 2 transmit.
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PD5	I/O	TTL	GPIO port D bit 5.
B4	AIN6	ı	Analog	Analog-to-digital converter input 6.
В4 —	U6Tx	0	TTL	UART module 6 transmit.
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
	PE5	I/O	TTL	GPIO port E bit 5.
	AIN8	ı	Analog	Analog-to-digital converter input 8.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	I2C2SDA	I/O	OD	I ² C module 2 data.
B5	MOPWM5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.
	M1PWM3	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
	U5Tx	0	TTL	UART module 5 transmit.
	PB4	I/O	TTL	GPIO port B bit 4.
	AIN10	I	Analog	Analog-to-digital converter input 10.
	CAN0Rx	I	TTL	CAN module 0 receive.
B6	MOPWM2	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.
	SSI2Clk	I/O	TTL	SSI module 2 clock.
	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	PE7	I/O	TTL	GPIO port E bit 7.
B7	AIN20	I	Analog	Analog-to-digital converter input 20.
Б/	CAN1Tx	0	TTL	CAN module 1 transmit.
	U1RI	I	TTL	UART module 1 Ring Indicator modem status input signal.
	PN1	I/O	TTL	GPIO port N bit 1.
В8	AIN22	I	Analog	Analog-to-digital converter input 22.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	PJ1	I/O	TTL	GPIO port J bit 1.
В9	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	U4Tx	0	TTL	UART module 4 transmit.
	PC2	I/O	TTL	GPIO port C bit 2.
B10	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
	TDI	ı	TTL	JTAG TDI.
	PK4	I/O	TTL	GPIO port K bit 4.
	C0o	0	TTL	Analog comparator 0 output.
B11	M0FAULT0	ı	TTL	Motion Control Module 0 PWM Fault 0.
5.1	RTCCLK	0	TTL	Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernation mode.
-	U7Rx	ı	TTL	UART module 7 receive.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PK5	I/O	TTL	GPIO port K bit 5.
F.10	Clo	0	TTL	Analog comparator 1 output.
B12 -	M0FAULT1	I	TTL	Motion Control Module 0 PWM Fault 1.
	U7Tx	0	TTL	UART module 7 transmit.
	PL3	I/O	TTL	GPIO port L bit 3.
B13	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	1	Analog	Analog-to-digital converter input 12.
	IDX0	1	TTL	QEI module 0 index.
C1	SSI1Tx	0	TTL	SSI module 1 transmit.
	SSI3Tx	0	TTL	SSI module 3 transmit.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
	PD2	I/O	TTL	GPIO port D bit 2.
	AIN13	I	Analog	Analog-to-digital converter input 13.
	M0FAULT0	I	TTL	Motion Control Module 0 PWM Fault 0.
C2	SSI1Rx	I	TTL	SSI module 1 receive.
	SSI3Rx	1	TTL	SSI module 3 receive.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
C3	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
C4	PJ7	I/O	TTL	GPIO port J bit 7.
	PJ5	I/O	TTL	GPIO port J bit 5.
C5 -	C2-	I	Analog	Analog comparator 2 negative input.
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
	U6Tx	0	TTL	UART module 6 transmit.
C6	РЈ6	I/O	TTL	GPIO port J bit 6.
C7	GND	-	Power	Ground reference for logic and I/O pins.
	РЈ3	I/O	TTL	GPIO port J bit 3.
C8	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
	U5Tx	0	TTL	UART module 5 transmit.
	РЈ0	I/O	TTL	GPIO port J bit 0.
C9	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	U4Rx	I	TTL	UART module 4 receive.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PC0	1/0	TTL	GPIO port C bit 0.
-	SWCLK	I	TTL	JTAG/SWD CLK.
C10 –	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
	TCK	I	TTL	JTAG/SWD CLK.
	PK6	I/O	TTL	GPIO port K bit 6.
C11	C2o	0	TTL	Analog comparator 2 output.
C11	M0FAULT2	I	TTL	Motion Control Module 0 PWM Fault 2.
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	PL1	I/O	TTL	GPIO port L bit 1.
C12	TOCCP1	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
	PL5	I/O	TTL	GPIO port L bit 5.
C13	LPC0RESET	I	TTL	LPC Bus reset signal.
	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
D1	VREFA-	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 25-24 on page 1422.
D2	VREFA+	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 25-24 on page 1422.
D3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	PQ0	I/O	TTL	GPIO port Q bit 0.
D4	M1PWM0	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PJ4	I/O	TTL	GPIO port J bit 4.
DE	C2+	1	Analog	Analog comparator 2 positive input.
D5 _	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
	U6Rx	1	TTL	UART module 6 receive.
D6	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
D7	VDD	-	Power	Positive supply for I/O and some logic.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PP6	I/O	TTL	GPIO port P bit 6.
D8	MOPWM6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
D9	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
D9	GND	-	Power	Ground reference for logic and I/O pins.
	PN3	I/O	TTL	GPIO port N bit 3.
D10	MOPWM7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	PL0	I/O	TTL	GPIO port L bit 0.
D11	T0CCP0	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	PL4	I/O	TTL	GPIO port L bit 4.
D12	LPC0FRAME	I	TTL	This input signals the start or abort of a transaction.
DIZ	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PB3	I/O	TTL	GPIO port B bit 3.
D13	I2C0SDA	I/O	OD	I ² C module 0 data.
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
E1 -	PE2	I/O	TTL	GPIO port E bit 2.
	AIN1	I	Analog	Analog-to-digital converter input 1.
E2	PE3	I/O	TTL	GPIO port E bit 3.
E2	AIN0	I	Analog	Analog-to-digital converter input 0.
E3	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PQ1	I/O	TTL	GPIO port Q bit 1.
E4	M1PWM1	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
E5	GND	-	Power	Ground reference for logic and I/O pins.
E6	VDD	-	Power	Positive supply for I/O and some logic.
E8	VDD	-	Power	Positive supply for I/O and some logic.
E9	VDD	-	Power	Positive supply for I/O and some logic.
	PB2	I/O	TTL	GPIO port B bit 2.
E10	I2C0SCL	I/O	OD	I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PB1	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.
	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
E11	UlTx	0	TTL	UART module 1 transmit.
	USB0VBUS	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
	PL6	I/O	TTL	GPIO port L bit 6.
	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
E12	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
	PL7	I/O	TTL	GPIO port L bit 7.
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
E13	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
	PE0	I/O	TTL	GPIO port E bit 0.
F1	AIN3	I	Analog	Analog-to-digital converter input 3.
	U7Rx	I	TTL	UART module 7 receive.
	PE1	I/O	TTL	GPIO port E bit 1.
F2	AIN2	I	Analog	Analog-to-digital converter input 2.
	U7Tx	0	TTL	UART module 7 transmit.
	PB7	I/O	TTL	GPIO port B bit 7.
	I2C5SDA	I/O	OD	I ² C module 5 data.
F3	M0PWM1	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.
	SSI2Tx	0	TTL	SSI module 2 transmit.
	TOCCP1	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	PB6	I/O	TTL	GPIO port B bit 6.
	I2C5SCL	I/O	OD	l ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
F4	M0PWM0	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
	SSI2Rx	I	TTL	SSI module 2 receive.
	TOCCPO	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	PQ2	I/O	TTL	GPIO port Q bit 2.
F5	M1PWM2	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
F9	GND	-	Power	Ground reference for logic and I/O pins.
F10	VDD	-	Power	Positive supply for I/O and some logic.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PB0	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.
	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
F11 -	U1Rx	I	TTL	UART module 1 receive.
FII -	USB0ID	1	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	PM1	I/O	TTL	GPIO port M bit 1.
F12	LPC0SCI	0	TTL	Optional SCI interrupt for ACPI or other uses.
112	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
	PM0	I/O	TTL	GPIO port M bit 0.
F13 -	LPC0PD	I	TTL	Power down and sleep signal from host.
13	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	PK1	I/O	TTL	GPIO port K bit 1.
G1	AIN17	ı	Analog	Analog-to-digital converter input 17.
	M1FAULT1	I	TTL	Motion Control Module 1 PWM Fault 1.
	SSI3Fss	I/O	TTL	SSI module 3 frame.
	PK0	I/O	TTL	GPIO port K bit 0.
G2	AIN16	I	Analog	Analog-to-digital converter input 16.
G2	M1FAULT0	I	TTL	Motion Control Module 1 PWM Fault 0.
	SSI3Clk	I/O	TTL	SSI module 3 clock.
	PN2	I/O	TTL	GPIO port N bit 2.
G3	M0PWM6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PH7	I/O	TTL	GPIO port H bit 7.
G4	MOPWM7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
	SSI2Tx	0	TTL	SSI module 2 transmit.
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
G10	RST	I	TTL	System reset input.
	PM2	I/O	TTL	GPIO port M bit 2.
G11	LPC0CLKRUN	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).
011	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
G12	osc0	I	Analog	Main oscillator crystal input or an external clock reference input.
G13	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PK2	I/O	TTL	GPIO port K bit 2.
H1 -	AIN18	I	Analog	Analog-to-digital converter input 18.
"'	M1FAULT2	I	TTL	Motion Control Module 1 PWM Fault 2.
	SSI3Rx	I	TTL	SSI module 3 receive.
	PK3	I/O	TTL	GPIO port K bit 3.
H2 -	AIN19	I	Analog	Analog-to-digital converter input 19.
112	M1FAULT3	I	TTL	Motion Control Module 1 PWM Fault 3.
	SSI3Tx	0	TTL	SSI module 3 transmit.
	РН6	I/O	TTL	GPIO port H bit 6.
H3	M0PWM6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	SSI2Rx	I	TTL	SSI module 2 receive.
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	РН5	I/O	TTL	GPIO port H bit 5.
	M0PWM5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.
H4	PhB0	I	TTL	QEI module 0 phase B.
	SSI2Fss	I/O	TTL	SSI module 2 frame.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
H5	GND	-	Power	Ground reference for logic and I/O pins.
H9	GND	-	Power	Ground reference for logic and I/O pins.
	PM3	I/O	TTL	GPIO port M bit 3.
H10	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.
	РМ6	I/O	TTL (1) TTL (2) TTL (3) TTL (4) TTL (4) TTL (5) TTL (7) TTL (7	GPIO port M bit 6.
H11	MOPWM4	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
H12	PM5	I/O	TTL	GPIO port M bit 5.
H13	РМ4	I/O	TTL	GPIO port M bit 4.
J1	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	РН3	I/O	TTL	GPIO port H bit 3.
	M0FAULT3	I	TTL	Motion Control Module 0 PWM Fault 3.
J2	M0PWM3	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.
	SSI3Tx	0	TTL	SSI module 3 transmit.
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PH4	I/O	TTL	GPIO port H bit 4.
	MOPWM4	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
J3	PhA0	ı	TTL	QEI module 0 phase A.
,	SSI2Clk	I/O	TTL	SSI module 2 clock.
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
	PH2	I/O	TTL	GPIO port H bit 2.
J4	M0FAULT2	I	TTL	Motion Control Module 0 PWM Fault 2.
	M0PWM2	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.
	SSI3Rx	I	TTL	SSI module 3 receive.
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
J5	GND	-	Power	Ground reference for logic and I/O pins.
J6	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
J7	VDD	-	Power	Positive supply for I/O and some logic.
J8	GND	-	Power	Ground reference for logic and I/O pins.
J9	VDD	-	Power	Positive supply for I/O and some logic.
J10	VDD	-	Power	Positive supply for I/O and some logic.
J11	GND	-	Power	Ground reference for logic and I/O pins.
	PP3	I/O	TTL	GPIO port P bit 3.
J12	морим3	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.
	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
	PP4	I/O	TTL	GPIO port P bit 4.
J13	M0PWM4	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	PC6	I/O	TTL	GPIO port C bit 6.
	C0+	I	Analog	Analog comparator 0 positive input.
	PhB1	I	TTL	QEI module 1 phase B.
K1 [U3Rx	I	TTL	UART module 3 receive.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	PC7	I/O	TTL	GPIO port C bit 7.
K2	C0-	I	Analog	Analog comparator 0 negative input.
	U3Tx	0	TTL	UART module 3 transmit.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PH0	I/O	TTL	GPIO port H bit 0.
	M0FAULT0	ı	TTL	Motion Control Module 0 PWM Fault 0.
К3	M0PWM0	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
	SSI3Clk	I/O	TTL	SSI module 3 clock.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PH1	I/O	TTL	GPIO port H bit 1.
	IDX0	I	TTL	QEI module 0 index.
	M0FAULT1	I	TTL	Motion Control Module 0 PWM Fault 1.
K4	M0PWM1	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.
	SSI3Fss	I/O	TTL	SSI module 3 frame.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	PQ5	I/O	TTL	GPIO port Q bit 5.
K5	M1PWM5	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
	PP7	I/O	TTL	GPIO port P bit 7.
K6	морwм7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	PG4	I/O	TTL	GPIO port G bit 4.
	I2C1SCL	I/O	OD	I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	M0PWM4	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
K7	M1PWM2	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
	PhB1	I	TTL	QEI module 1 phase B.
	U2Rx	I	TTL	UART module 2 receive.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	PG1	I/O	TTL	GPIO port G bit 1.
	I2C3SDA	I/O	OD	I ² C module 3 data.
K8	M1FAULT2	I	TTL	Motion Control Module 1 PWM Fault 2.
	PhB1	I	TTL	QEI module 1 phase B.
	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
	PF5	I/O	TTL	GPIO port F bit 5.
	M0FAULT3	ı	TTL	Motion Control Module 0 PWM Fault 3.
K9	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PF3	I/O	TTL	GPIO port F bit 3.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	M0FAULT1	1	TTL	Motion Control Module 0 PWM Fault 1.
K10	M1PWM7	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.
	SSI1Fss	I/O	TTL	SSI module 1 frame.
	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	TRCLK	0	TTL	Trace clock.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
K11	GNDX	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.
K12	VBAT	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
K13	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	PC5	I/O	TTL	GPIO port C bit 5.
	C1+	I	Analog	Analog comparator 1 positive input.
	M0PWM7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
L1	PhA1	I	TTL	QEI module 1 phase A.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
	UlTx	0	TTL	UART module 1 transmit.
	U4Tx	0	TTL	UART module 4 transmit.
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
	PC4	I/O	TTL	GPIO port C bit 4.
	C1-	I	Analog	Analog comparator 1 negative input.
	IDX1	I	TTL	QEI module 1 index.
L2	M0PWM6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line.
	U1Rx	I	TTL	UART module 1 receive.
	U4Rx	1	TTL	UART module 4 receive.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	PA0	I/O	TTL	GPIO port A bit 0.
L3	CAN1Rx	I	TTL	CAN module 1 receive.
	U0Rx	I	TTL	UART module 0 receive.
L4 _	PA4	I/O	TTL	GPIO port A bit 4.
L*	SSI0Rx	I	TTL	SSI module 0 receive.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description		
	PP5	I/O	TTL	GPIO port P bit 5.		
L5	MOPWM5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.		
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.		
	PQ7	I/O	TTL	GPIO port Q bit 7.		
L6	M1PWM7	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.		
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.		
	PG5	I/O	TTL	GPIO port G bit 5.		
	I2C1SDA	I/O	OD	I ² C module 1 data.		
	IDX1	I	TTL	QEI module 1 index.		
	M0PWM5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.		
L7	M1PWM3	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.		
	U2Tx	0	TTL	UART module 2 transmit.		
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.		
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.		
	PG0	I/O	TTL	GPIO port G bit 0.		
	I2C3SCL	I/O	OD	I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.		
L8 -	M1FAULT1	I	TTL	Motion Control Module 1 PWM Fault 1.		
	PhA1	I	TTL	QEI module 1 phase A.		
	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.		
	PF4	I/O	TTL	GPIO port F bit 4.		
	IDX0	I	TTL	QEI module 0 index.		
	M0FAULT2	I	TTL	Motion Control Module 0 PWM Fault 2.		
	M1FAULT0	I	TTL	Motion Control Module 1 PWM Fault 0.		
L9	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.		
	TRD3	0	TTL	Trace data 3.		
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.		
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.		
	PF2	I/O	TTL	GPIO port F bit 2.		
	C20	0	TTL	Analog comparator 2 output.		
	M0FAULT0	I	TTL	Motion Control Module 0 PWM Fault 0.		
L10	M1PWM6	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.		
	SSI1Clk	I/O	TTL	SSI module 1 clock.		
	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.		
	TRD0	0	TTL	Trace data 0.		
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.		

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description		
	PN4	I/O	TTL	GPIO port N bit 4.		
L11	M1PWM4	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.		
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.		
	PP1	I/O	TTL	GPIO port P bit 1.		
L12	M0PWM1	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.		
	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.		
	PM7	I/O	TTL	GPIO port M bit 7.		
L13	M0PWM5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.		
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.		
	PA1	I/O	TTL	GPIO port A bit 1.		
M1	CAN1Tx	0	TTL	CAN module 1 transmit.		
	UOTx	0	TTL	UART module 0 transmit.		
M2 -	PA2	I/O	TTL	GPIO port A bit 2.		
IVIZ	SSIOClk	I/O	TTL	SSI module 0 clock.		
M3 -	PA3	I/O	TTL	GPIO port A bit 3.		
IVIS	SSI0Fss	I/O	TTL	SSI module 0 frame.		
	PA6	I/O	TTL	GPIO port A bit 6.		
M4	I2C1SCL	I/O	OD	I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.		
	M1PWM2	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.		
	PP2	I/O	TTL	GPIO port P bit 2.		
M5	M0PWM2	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.		
	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.		
	PQ6	I/O	TTL	GPIO port Q bit 6.		
M6	M1PWM6	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.		
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.		
	PG3	I/O	TTL	GPIO port G bit 3.		
	I2C4SDA	I/O	OD	I ² C module 4 data.		
	M0FAULT2	I	TTL	Motion Control Module 0 PWM Fault 2.		
M7	M1PWM1	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.		
	PhA1	ı	TTL	QEI module 1 phase A.		
	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.		
	PF7	I/O	TTL	GPIO port F bit 7.		
MO	I2C2SDA	I/O	OD	I ² C module 2 data.		
M8 -	M1FAULT0	I	TTL	Motion Control Module 1 PWM Fault 0.		
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.		

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PF0	I/O	TTL	GPIO port F bit 0.
	C0o	0	TTL	Analog comparator 0 output.
	CAN0Rx	1	TTL	CAN module 0 receive.
	M1PWM4	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.
M9	NMI	ı	TTL	Non-maskable interrupt.
	PhA0	I.	TTL	QEI module 0 phase A.
	SSI1Rx	1	TTL	SSI module 1 receive.
	T0CCP0	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	TRD2	0	TTL	Trace data 2.
	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line.
M10	XOSC0	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
	PN7	I/O	TTL	GPIO port N bit 7.
M11	M1PWM7	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
M12	HIB	0	TTL	An output that indicates the processor is in Hibernate mode.
	PP0	I/O	TTL	GPIO port P bit 0.
M13	M0PWM0	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
N1	PA5	I/O	TTL	GPIO port A bit 5.
INI	SSIOTx	0	TTL	SSI module 0 transmit.
	PA7	I/O	TTL	GPIO port A bit 7.
N2	I2C1SDA	I/O	OD	I ² C module 1 data.
	M1PWM3	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
	PG7	I/O	TTL	GPIO port G bit 7.
	I2C5SDA	I/O	OD	I ² C module 5 data.
N3	IDX1	I	TTL	QEI module 1 index.
	MOPWM7	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	PG6	I/O	TTL	GPIO port G bit 6.
N4	I2C5SCL	I/O	OD	I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
1114	M0PWM6	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PQ3	I/O	TTL	GPIO port Q bit 3.
N5	M1PWM3	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
	PQ4	I/O	TTL	GPIO port Q bit 4.
N6	M1PWM4	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	PG2	I/O	TTL	GPIO port G bit 2.
	I2C4SCL	I/O	OD	I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
N7	M0FAULT1	I	TTL	Motion Control Module 0 PWM Fault 1.
	M1PWM0	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
	PF6	I/O	TTL	GPIO port F bit 6.
N8	I2C2SCL	I/O	OD	I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
	PF1	I/O	TTL	GPIO port F bit 1.
	Clo	0	TTL	Analog comparator 1 output.
	M1PWM5	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.
N9	PhB0	1	TTL	QEI module 0 phase B.
	SSI1Tx	0	TTL	SSI module 1 transmit.
	T0CCP1	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	TRD1	0	TTL	Trace data 1.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
N10	XOSC1	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
	PN6	I/O	TTL	GPIO port N bit 6.
N11	M1PWM6	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.
	WT4CCP0		TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	PN5	I/O	TTL	GPIO port N bit 5.
N12	M1PWM5	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
N13	WAKE	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-3. Signals by Signal Name

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	E2	PE3	I	Analog	Analog-to-digital converter input 0.
AIN1	E1	PE2	I	Analog	Analog-to-digital converter input 1.
AIN2	F2	PE1	I	Analog	Analog-to-digital converter input 2.
AIN3	F1	PE0	Į	Analog	Analog-to-digital converter input 3.
AIN4	В3	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	Į	Analog	Analog-to-digital converter input 5.
AIN6	B4	PD5	Į	Analog	Analog-to-digital converter input 6.
AIN7	A4	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	B5	PE5	I	Analog	Analog-to-digital converter input 8.
AIN9	A5	PE4	I	Analog	Analog-to-digital converter input 9.
AIN10	В6	PB4	Į	Analog	Analog-to-digital converter input 10.
AIN11	A6	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	C1	PD3	Į	Analog	Analog-to-digital converter input 12.
AIN13	C2	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	B1	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	B2	PD0	I	Analog	Analog-to-digital converter input 15.
AIN16	G2	PK0	Į	Analog	Analog-to-digital converter input 16.
AIN17	G1	PK1	I	Analog	Analog-to-digital converter input 17.
AIN18	H1	PK2	I	Analog	Analog-to-digital converter input 18.
AIN19	H2	PK3	I	Analog	Analog-to-digital converter input 19.
AIN20	B7	PE7	I	Analog	Analog-to-digital converter input 20.
AIN21	A7	PE6	I	Analog	Analog-to-digital converter input 21.
AIN22	B8	PN1	I	Analog	Analog-to-digital converter input 22.
AIN23	A8	PN0	I	Analog	Analog-to-digital converter input 23.
C0+	K1	PC6	I	Analog	Analog comparator 0 positive input.
C0-	K2	PC7	I	Analog	Analog comparator 0 negative input.
C0o	M9 B11	PF0 (9) PK4 (8)	0	TTL	Analog comparator 0 output.
C1+	L1	PC5	I	Analog	Analog comparator 1 positive input.
C1-	L2	PC4	I	Analog	Analog comparator 1 negative input.
C10	N9 B12	PF1 (9) PK5 (8)	0	TTL	Analog comparator 1 output.
C2+	D5	PJ4	Į	Analog	Analog comparator 2 positive input.
C2-	C5	PJ5	I	Analog	Analog comparator 2 negative input.
C20	L10 C11	PF2 (9) PK6 (8)	0	TTL	Analog comparator 2 output.
CANORX	B6 A5 M9 A8	PB4 (8) PE4 (8) PF0 (3) PN0 (1)	I	TTL	CAN module 0 receive.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CAN0Tx	A6 B5 K10 B8	PB5 (8) PE5 (8) PF3 (3) PN1 (1)	0	TTL	CAN module 0 transmit.
CAN1Rx	L3 A7	PA0 (8) PE6 (8)	I	TTL	CAN module 1 receive.
CAN1Tx	M1 B7	PA1 (8) PE7 (8)	0	TTL	CAN module 1 transmit.
GND	A1 J5 H5 J8 H9 J11 F9 D9 C7 E5	fixed	-	Power	Ground reference for logic and I/O pins.
GNDA	C3 E3	fixed	-	Power	The ground reference for the analog circuits (ADC Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDX	K11	fixed	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.
HIB	M12	fixed	0	TTL	An output that indicates the processor is in Hibernate mode.
I2C0SCL	E10	PB2 (3)	I/O	OD	I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C0SDA	D13	PB3 (3)	I/O	OD	I ² C module 0 data.
I2C1SCL	M4 K7	PA6 (3) PG4 (3)	I/O	OD	I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C1SDA	N2 L7	PA7 (3) PG5 (3)	I/O	OD	I ² C module 1 data.
I2C2SCL	A5 N8	PE4 (3) PF6 (3)	I/O	OD	I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C2SDA	B5 M8	PE5 (3) PF7 (3)	I/O	OD	I ² C module 2 data.
I2C3SCL	B2 L8	PD0 (3) PG0 (3)	I/O	OD	I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C3SDA	B1 K8	PD1 (3) PG1 (3)	I/O	OD	I ² C module 3 data.
I2C4SCL	N7	PG2 (3)	I/O	OD	I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C4SDA	M7	PG3 (3)	I/O	OD	I ² C module 4 data.
I2C5SCL	F4 N4	PB6 (3) PG6 (3)	I/O	OD	I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C5SDA	F3 N3	PB7 (3) PG7 (3)	I/O	OD	I ² C module 5 data.
IDX0	C1 L9 K4 A9	PD3 (6) PF4 (6) PH1 (5) PJ2 (5)	1	TTL	QEI module 0 index.
IDX1	L2 L7 N3	PC4 (6) PG5 (6) PG7 (5)	I	TTL	QEI module 1 index.
LPC0CLKRUN	G11	PM2 (15)	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).
LPC0FRAME	D12	PL4 (15)	I	TTL	This input signals the start or abort of a transaction.
LPC0PD	F13	PM0 (15)	1	TTL	Power down and sleep signal from host.
LPC0RESET	C13	PL5 (15)	1	TTL	LPC Bus reset signal.
<u>LPC0SCI</u>	F12	PM1 (15)	0	TTL	Optional SCI interrupt for ACPI or other uses.
M0FAULT0	C2 A3 L10 K3 B11	PD2 (4) PD6 (4) PF2 (4) PH0 (6) PK4 (6)	I	TTL	Motion Control Module 0 PWM Fault 0.
M0FAULT1	B3 K10 N7 K4 B12	PD7 (4) PF3 (4) PG2 (4) PH1 (6) PK5 (6)	I	TTL	Motion Control Module 0 PWM Fault 1.
M0FAULT2	L9 M7 J4 C11	PF4 (4) PG3 (4) PH2 (6) PK6 (6)	I	TTL	Motion Control Module 0 PWM Fault 2.
M0FAULT3	K9 J2 A12	PF5 (4) PH3 (6) PK7 (6)	I	TTL	Motion Control Module 0 PWM Fault 3.
M0PWM0	F4 K3 M13	PB6 (4) PH0 (4) PP0 (1)	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
M0PWM1	F3 K4 L12	PB7 (4) PH1 (4) PP1 (1)	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.
M0PWM2	B6 J4 M5	PB4 (4) PH2 (4) PP2 (1)	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.
M0PWM3	A6 J2 J12	PB5 (4) PH3 (4) PP3 (1)	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
морим4	A5 K7 J3 H11 J13	PE4 (4) PG4 (4) PH4 (4) PM6 (2) PP4 (1)	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
морwм5	B5 L7 H4 L13 L5	PE5 (4) PG5 (4) PH5 (4) PM7 (2) PP5 (1)	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.
моримб	L2 B2 N4 H3 G3 D8	PC4 (4) PD0 (4) PG6 (4) PH6 (4) PN2 (2) PP6 (1)	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
морwм7	L1 B1 N3 G4 D10 K6	PC5 (4) PD1 (4) PG7 (4) PH7 (4) PN3 (2) PP7 (1)	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
M1FAULT0	L9 M8 G2	PF4 (5) PF7 (5) PK0 (6)	I	TTL	Motion Control Module 1 PWM Fault 0.
M1FAULT1	L8 G1	PG0 (5) PK1 (6)	I	TTL	Motion Control Module 1 PWM Fault 1.
M1FAULT2	K8 H1	PG1 (5) PK2 (6)	I	TTL	Motion Control Module 1 PWM Fault 2.
M1FAULT3	H2	PK3 (6)	ļ	TTL	Motion Control Module 1 PWM Fault 3.
M1PWM0	B2 N7 D4	PD0 (5) PG2 (5) PQ0 (1)	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
M1PWM1	B1 M7 E4	PD1 (5) PG3 (5) PQ1 (1)	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.
M1PWM2	M4 A5 K7 F5	PA6 (5) PE4 (5) PG4 (5) PQ2 (1)	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
M1PWM3	N2 B5 L7 N5	PA7 (5) PE5 (5) PG5 (5) PQ3 (1)	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
M1PWM4	M9 L11 N6	PF0 (5) PN4 (2) PQ4 (1)	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.
M1PWM5	N9 N12 K5	PF1 (5) PN5 (2) PQ5 (1)	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
M1PWM6	L10 N11 M6	PF2 (5) PN6 (2) PQ6 (1)	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.
M1PWM7	K10 M11 L6	PF3 (5) PN7 (2) PQ7 (1)	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.
NC	A2	fixed	-	-	No connect. Leave the pin electrically unconnected/isolated.
NMI	B3 M9	PD7 (8) PF0 (8)	ļ	TTL	Non-maskable interrupt.
osc0	G12	fixed	ļ	Analog	Main oscillator crystal input or an external clock reference input.
osc1	G13	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PA0	L3	-	I/O	TTL	GPIO port A bit 0.
PA1	M1	-	I/O	TTL	GPIO port A bit 1.
PA2	M2	-	I/O	TTL	GPIO port A bit 2.
PA3	M3	-	I/O	TTL	GPIO port A bit 3.
PA4	L4	-	I/O	TTL	GPIO port A bit 4.
PA5	N1	-	I/O	TTL	GPIO port A bit 5.
PA6	M4	-	I/O	TTL	GPIO port A bit 6.
PA7	N2	-	I/O	TTL	GPIO port A bit 7.
PB0	F11	-	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.
PB1	E11	-	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.
PB2	E10	-	I/O	TTL	GPIO port B bit 2.
PB3	D13	-	I/O	TTL	GPIO port B bit 3.
PB4	В6	-	I/O	TTL	GPIO port B bit 4.
PB5	A6	-	I/O	TTL	GPIO port B bit 5.
PB6	F4	-	I/O	TTL	GPIO port B bit 6.
PB7	F3	-	I/O	TTL	GPIO port B bit 7.
PC0	C10	-	I/O	TTL	GPIO port C bit 0.
PC1	A10	-	I/O	TTL	GPIO port C bit 1.
PC2	B10	-	I/O	TTL	GPIO port C bit 2.
PC3	A11	-	I/O	TTL	GPIO port C bit 3.
PC4	L2	-	I/O	TTL	GPIO port C bit 4.
PC5	L1	-	I/O	TTL	GPIO port C bit 5.
PC6	K1	-	I/O	TTL	GPIO port C bit 6.
PC7	K2	-	I/O	TTL	GPIO port C bit 7.
PD0	B2	-	I/O	TTL	GPIO port D bit 0.
PD1	B1	-	I/O	TTL	GPIO port D bit 1.
PD2	C2	-	I/O	TTL	GPIO port D bit 2.
PD3	C1	-	I/O	TTL	GPIO port D bit 3.
PD4	A4	-	I/O	TTL	GPIO port D bit 4.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PD5	B4	-	I/O	TTL	GPIO port D bit 5.
PD6	A3	-	I/O	TTL	GPIO port D bit 6.
PD7	В3	-	I/O	TTL	GPIO port D bit 7.
PE0	F1	-	I/O	TTL	GPIO port E bit 0.
PE1	F2	-	I/O	TTL	GPIO port E bit 1.
PE2	E1	-	I/O	TTL	GPIO port E bit 2.
PE3	E2	-	I/O	TTL	GPIO port E bit 3.
PE4	A5	-	I/O	TTL	GPIO port E bit 4.
PE5	B5	-	I/O	TTL	GPIO port E bit 5.
PE6	A7	-	I/O	TTL	GPIO port E bit 6.
PE7	B7	-	I/O	TTL	GPIO port E bit 7.
PF0	M9	-	I/O	TTL	GPIO port F bit 0.
PF1	N9	-	I/O	TTL	GPIO port F bit 1.
PF2	L10	-	I/O	TTL	GPIO port F bit 2.
PF3	K10	-	I/O	TTL	GPIO port F bit 3.
PF4	L9	-	I/O	TTL	GPIO port F bit 4.
PF5	K9	-	I/O	TTL	GPIO port F bit 5.
PF6	N8	-	I/O	TTL	GPIO port F bit 6.
PF7	M8	-	I/O	TTL	GPIO port F bit 7.
PG0	L8	-	I/O	TTL	GPIO port G bit 0.
PG1	K8	-	I/O	TTL	GPIO port G bit 1.
PG2	N7	-	I/O	TTL	GPIO port G bit 2.
PG3	M7	-	I/O	TTL	GPIO port G bit 3.
PG4	K7	-	I/O	TTL	GPIO port G bit 4.
PG5	L7	-	I/O	TTL	GPIO port G bit 5.
PG6	N4	-	I/O	TTL	GPIO port G bit 6.
PG7	N3	-	I/O	TTL	GPIO port G bit 7.
PH0	K3	-	I/O	TTL	GPIO port H bit 0.
PH1	K4	-	I/O	TTL	GPIO port H bit 1.
PH2	J4	-	I/O	TTL	GPIO port H bit 2.
РН3	J2	-	I/O	TTL	GPIO port H bit 3.
PH4	J3	-	I/O	TTL	GPIO port H bit 4.
PH5	H4	-	I/O	TTL	GPIO port H bit 5.
РН6	H3	-	I/O	TTL	GPIO port H bit 6.
PH7	G4	-	I/O	TTL	GPIO port H bit 7.
PhA0	A3 M9 J3	PD6 (6) PF0 (6) PH4 (5)	I	TTL	QEI module 0 phase A.
PhA1	L1 L8 M7	PC5 (6) PG0 (6) PG3 (6)	I	TTL	QEI module 1 phase A.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PhB0	B3 N9 H4	PD7 (6) PF1 (6) PH5 (5)	I	TTL	QEI module 0 phase B.
PhB1	K1 K8 K7	PC6 (6) PG1 (6) PG4 (6)	I	TTL	QEI module 1 phase B.
PJ0	C9	-	I/O	TTL	GPIO port J bit 0.
PJ1	B9	-	I/O	TTL	GPIO port J bit 1.
РЈ2	A9	-	I/O	TTL	GPIO port J bit 2.
РЈ3	C8	-	I/O	TTL	GPIO port J bit 3.
РЈ4	D5	-	I/O	TTL	GPIO port J bit 4.
PJ5	C5	-	I/O	TTL	GPIO port J bit 5.
РЈ6	C6	-	I/O	TTL	GPIO port J bit 6.
РЈ7	C4	-	I/O	TTL	GPIO port J bit 7.
PK0	G2	-	I/O	TTL	GPIO port K bit 0.
PK1	G1	-	I/O	TTL	GPIO port K bit 1.
PK2	H1	-	I/O	TTL	GPIO port K bit 2.
PK3	H2	-	I/O	TTL	GPIO port K bit 3.
PK4	B11	-	I/O	TTL	GPIO port K bit 4.
PK5	B12	-	I/O	TTL	GPIO port K bit 5.
PK6	C11	-	I/O	TTL	GPIO port K bit 6.
PK7	A12	-	I/O	TTL	GPIO port K bit 7.
PL0	D11	-	I/O	TTL	GPIO port L bit 0.
PL1	C12	-	I/O	TTL	GPIO port L bit 1.
PL2	A13	-	I/O	TTL	GPIO port L bit 2.
PL3	B13	-	I/O	TTL	GPIO port L bit 3.
PL4	D12	-	I/O	TTL	GPIO port L bit 4.
PL5	C13	-	I/O	TTL	GPIO port L bit 5.
PL6	E12	-	I/O	TTL	GPIO port L bit 6.
PL7	E13	-	I/O	TTL	GPIO port L bit 7.
PM0	F13	-	I/O	TTL	GPIO port M bit 0.
PM1	F12	-	I/O	TTL	GPIO port M bit 1.
PM2	G11	-	I/O	TTL	GPIO port M bit 2.
PM3	H10	-	I/O	TTL	GPIO port M bit 3.
PM4	H13	-	I/O	TTL	GPIO port M bit 4.
PM5	H12	-	I/O	TTL	GPIO port M bit 5.
PM6	H11	-	I/O	TTL	GPIO port M bit 6.
PM7	L13	-	I/O	TTL	GPIO port M bit 7.
PN0	A8	-	I/O	TTL	GPIO port N bit 0.
PN1	В8	-	I/O	TTL	GPIO port N bit 1.
PN2	G3	-	I/O	TTL	GPIO port N bit 2.
PN3	D10	-	I/O	TTL	GPIO port N bit 3.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PN4	L11	-	I/O	TTL	GPIO port N bit 4.
PN5	N12	-	I/O	TTL	GPIO port N bit 5.
PN6	N11	-	I/O	TTL	GPIO port N bit 6.
PN7	M11	-	I/O	TTL	GPIO port N bit 7.
PP0	M13	-	I/O	TTL	GPIO port P bit 0.
PP1	L12	-	I/O	TTL	GPIO port P bit 1.
PP2	M5	-	I/O	TTL	GPIO port P bit 2.
PP3	J12	-	I/O	TTL	GPIO port P bit 3.
PP4	J13	-	I/O	TTL	GPIO port P bit 4.
PP5	L5	-	I/O	TTL	GPIO port P bit 5.
PP6	D8	-	I/O	TTL	GPIO port P bit 6.
PP7	K6	-	I/O	TTL	GPIO port P bit 7.
PQ0	D4	-	I/O	TTL	GPIO port Q bit 0.
PQ1	E4	-	I/O	TTL	GPIO port Q bit 1.
PQ2	F5	-	I/O	TTL	GPIO port Q bit 2.
PQ3	N5	-	I/O	TTL	GPIO port Q bit 3.
PQ4	N6	-	I/O	TTL	GPIO port Q bit 4.
PQ5	K5	-	I/O	TTL	GPIO port Q bit 5.
PQ6	M6	-	I/O	TTL	GPIO port Q bit 6.
PQ7	L6	-	I/O	TTL	GPIO port Q bit 7.
RST	G10	fixed	I	TTL	System reset input.
RTCCLK	B11	PK4 (7)	0	TTL	Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernation mode.
SSI0Clk	M2	PA2 (2)	I/O	TTL	SSI module 0 clock.
SSI0Fss	M3	PA3 (2)	I/O	TTL	SSI module 0 frame.
SSI0Rx	L4	PA4 (2)	I	TTL	SSI module 0 receive.
SSI0Tx	N1	PA5 (2)	0	TTL	SSI module 0 transmit.
SSI1Clk	B2 L10	PD0 (2) PF2 (2)	I/O	TTL	SSI module 1 clock.
SSI1Fss	B1 K10	PD1 (2) PF3 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	C2 M9	PD2 (2) PF0 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	C1 N9	PD3 (2) PF1 (2)	0	TTL	SSI module 1 transmit.
SSI2Clk	B6 J3	PB4 (2) PH4 (2)	I/O	TTL	SSI module 2 clock.
SSI2Fss	A6 H4	PB5 (2) PH5 (2)	I/O	TTL	SSI module 2 frame.
SSI2Rx	F4 H3	PB6 (2) PH6 (2)	I	TTL	SSI module 2 receive.
SSI2Tx	F3 G4	PB7 (2) PH7 (2)	0	TTL	SSI module 2 transmit.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SSI3Clk	B2 K3 G2	PD0 (1) PH0 (2) PK0 (2)	I/O	TTL	SSI module 3 clock.
SSI3Fss	B1 K4 G1	PD1 (1) PH1 (2) PK1 (2)	I/O	TTL	SSI module 3 frame.
SSI3Rx	C2 J4 H1	PD2 (1) PH2 (2) PK2 (2)	I	TTL	SSI module 3 receive.
SSI3Tx	C1 J2 H2	PD3 (1) PH3 (2) PK3 (2)	0	TTL	SSI module 3 transmit.
SWCLK	C10	PC0 (1)	ı	TTL	JTAG/SWD CLK.
SWDIO	A10	PC1 (1)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A11	PC3 (1)	0	TTL	JTAG TDO and SWO.
ТОССРО	F4 M9 D11	PB6 (7) PF0 (7) PL0 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
TOCCP1	F3 N9 C12	PB7 (7) PF1 (7) PL1 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
T1CCP0	B6 L10 C9 A13	PB4 (7) PF2 (7) PJ0 (7) PL2 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
T1CCP1	A6 K10 B9 B13	PB5 (7) PF3 (7) PJ1 (7) PL3 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
T2CCP0	F11 L9 A9 D12	PB0 (7) PF4 (7) PJ2 (7) PL4 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
T2CCP1	E11 K9 C8 C13	PB1 (7) PF5 (7) PJ3 (7) PL5 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
T3CCP0	E10 N8 D5 E12	PB2 (7) PF6 (7) PJ4 (7) PL6 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
T3CCP1	D13 M8 C5 E13	PB3 (7) PF7 (7) PJ5 (7) PL7 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
T4CCP0	C10 L8 F13 M13	PC0 (7) PG0 (7) PM0 (7) PP0 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
T4CCP1	A10 K8 F12 L12	PC1 (7) PG1 (7) PM1 (7) PP1 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
T5CCP0	B10 N7 G11 M5	PC2 (7) PG2 (7) PM2 (7) PP2 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
T5CCP1	A11 M7 H10 J12	PC3 (7) PG3 (7) PM3 (7) PP3 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
TCK	C10	PC0 (1)	I	TTL	JTAG/SWD CLK.
TDI	B10	PC2 (1)	I	TTL	JTAG TDI.
TDO	A11	PC3 (1)	0	TTL	JTAG TDO and SWO.
TMS	A10	PC1 (1)	I	TTL	JTAG TMS and SWDIO.
TRCLK	K10	PF3 (14)	0	TTL	Trace clock.
TRD0	L10	PF2 (14)	0	TTL	Trace data 0.
TRD1	N9	PF1 (14)	0	TTL	Trace data 1.
TRD2	M9	PF0 (14)	0	TTL	Trace data 2.
TRD3	L9	PF4 (14)	0	TTL	Trace data 3.
UORx	L3	PA0 (1)	I	TTL	UART module 0 receive.
UOTx	M1	PA1 (1)	0	TTL	UART module 0 transmit.
Ulcts	L1 N9	PC5 (8) PF1 (1)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1DCD	L10	PF2 (1)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	K10	PF3 (1)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	L9	PF4 (1)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	B7	PE7 (1)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	L2 M9	PC4 (8) PF0 (1)	0	TTL	UART module 1 Request to Send modem flow control output line.
UlRx	F11 L2	PB0 (1) PC4 (2)	I	TTL	UART module 1 receive.
UlTx	E11 L1	PB1 (1) PC5 (2)	0	TTL	UART module 1 transmit.
U2Rx	A3 K7	PD6 (1) PG4 (1)	I	TTL	UART module 2 receive.
U2Tx	B3 L7	PD7 (1) PG5 (1)	0	TTL	UART module 2 transmit.
U3Rx	K1	PC6 (1)	I	TTL	UART module 3 receive.
U3Tx	K2	PC7 (1)	0	TTL	UART module 3 transmit.
U4Rx	L2 C9	PC4 (1) PJ0 (1)	I	TTL	UART module 4 receive.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
U4Tx	L1 B9	PC5 (1) PJ1 (1)	0	TTL	UART module 4 transmit.
U5Rx	A5 A9	PE4 (1) PJ2 (1)	I	TTL	UART module 5 receive.
U5Tx	B5 C8	PE5 (1) PJ3 (1)	0	TTL	UART module 5 transmit.
U6Rx	A4 D5	PD4 (1) PJ4 (1)	1	TTL	UART module 6 receive.
U6Tx	B4 C5	PD5 (1) PJ5 (1)	0	TTL	UART module 6 transmit.
U7Rx	F1 B11	PE0 (1) PK4 (1)	I	TTL	UART module 7 receive.
U7Tx	F2 B12	PE1 (1) PK5 (1)	0	TTL	UART module 7 transmit.
USB0DM	E13	PL7	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	E12	PL6	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	K1 C2 L9 K7	PC6 (8) PD2 (8) PF4 (8) PG4 (8)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB0ID	F11	PB0	ſ	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB0PFLT	K2 C1 K9 L7	PC7 (8) PD3 (8) PF5 (8) PG5 (8)	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USB0VBUS	E11	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
VBAT	K12	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
VDD	E6 J7 J9 J10 F10 E9 E8 D7	fixed	-	Power	Positive supply for I/O and some logic.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
VDDA	D3	fixed	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
VDDC	J1 J6 K13 D6	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VREFA+	D2	fixed	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 25-24 on page 1422.
VREFA-	D1	fixed	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 25-24 on page 1422.
WAKE	N13	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
WT0CCP0	L2 K7 D11 H11 J13	PC4 (7) PG4 (7) PL0 (8) PM6 (7) PP4 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
WT0CCP1	L1 L7 C12 L13 L5	PC5 (7) PG5 (7) PL1 (8) PM7 (7) PP5 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
WT1CCP0	K1 N4 C11 A13 D8	PC6 (7) PG6 (7) PK6 (7) PL2 (8) PP6 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
WT1CCP1	K2 N3 A12 B13 K6	PC7 (7) PG7 (7) PK7 (7) PL3 (8) PP7 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
WT2CCP0	B2 K3 D12 G3 D4	PD0 (7) PH0 (7) PL4 (8) PN2 (7) PQ0 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
WT2CCP1	B1 K4 C13 D10 E4	PD1 (7) PH1 (7) PL5 (8) PN3 (7) PQ1 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
WT3CCP0	C2 J3 E12 L11 F5	PD2 (7) PH4 (7) PL6 (8) PN4 (7) PQ2 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
WT3CCP1	C1 H4 E13 N12 N5	PD3 (7) PH5 (7) PL7 (8) PN5 (7) PQ3 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
WT4CCP0	A4 H3 F13 N11 N6	PD4 (7) PH6 (7) PM0 (8) PN6 (7) PQ4 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
WT4CCP1	B4 G4 F12 M11 K5	PD5 (7) PH7 (7) PM1 (8) PN7 (7) PQ5 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
WT5CCP0	A3 J4 G11 M6	PD6 (7) PH2 (7) PM2 (8) PQ6 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
WT5CCP1	B3 J2 H10 L6	PD7 (7) PH3 (7) PM3 (8) PQ7 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.
xosc0	M10	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
XOSC1	N10	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-4. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	AIN0	E2	I	Analog	Analog-to-digital converter input 0.
	AIN1	E1	I	Analog	Analog-to-digital converter input 1.
	AIN2	F2	I	Analog	Analog-to-digital converter input 2.
	AIN3	F1	I	Analog	Analog-to-digital converter input 3.
	AIN4	В3	I	Analog	Analog-to-digital converter input 4.
	AIN5	A3	I	Analog	Analog-to-digital converter input 5.
	AIN6	B4	1	Analog	Analog-to-digital converter input 6.
	AIN7	A4	I	Analog	Analog-to-digital converter input 7.
	AIN8	B5	1	Analog	Analog-to-digital converter input 8.
	AIN9	A5	I	Analog	Analog-to-digital converter input 9.
	AIN10	B6	1	Analog	Analog-to-digital converter input 10.
	AIN11	A6	I	Analog	Analog-to-digital converter input 11.
	AIN12	C1	I	Analog	Analog-to-digital converter input 12.
	AIN13	C2	I	Analog	Analog-to-digital converter input 13.
	AIN14	B1	I	Analog	Analog-to-digital converter input 14.
	AIN15	B2	I	Analog	Analog-to-digital converter input 15.
	AIN16	G2	I	Analog	Analog-to-digital converter input 16.
	AIN17	G1	I	Analog	Analog-to-digital converter input 17.
ADC	AIN18	H1	I	Analog	Analog-to-digital converter input 18.
	AIN19	H2	I	Analog	Analog-to-digital converter input 19.
	AIN20	B7	I	Analog	Analog-to-digital converter input 20.
	AIN21	A7	1	Analog	Analog-to-digital converter input 21.
	AIN22	B8	I	Analog	Analog-to-digital converter input 22.
	AIN23	A8	I	Analog	Analog-to-digital converter input 23.
	VREFA+	D2	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 25-24 on page 1422.
	VREFA-	D1	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 25-24 on page 1422.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	C0+	K1	I	Analog	Analog comparator 0 positive input.
	C0-	K2	I	Analog	Analog comparator 0 negative input.
	C0o	M9 B11	0	TTL	Analog comparator 0 output.
	C1+	L1	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	L2	I	Analog	Analog comparator 1 negative input.
, maiog comparators	Clo	N9 B12	0	TTL	Analog comparator 1 output.
	C2+	D5	I	Analog	Analog comparator 2 positive input.
	C2-	C5	I	Analog	Analog comparator 2 negative input.
	C2o	L10 C11	0	TTL	Analog comparator 2 output.
	CAN0Rx	B6 A5 M9 A8	I	TTL	CAN module 0 receive.
Controller Area Network	CAN0Tx	A6 B5 K10 B8	0	TTL	CAN module 0 transmit.
	CAN1Rx	L3 A7	I	TTL	CAN module 1 receive.
	CAN1Tx	M1 B7	0	TTL	CAN module 1 transmit.
	TRCLK	K10	0	TTL	Trace clock.
	TRD0	L10	0	TTL	Trace data 0.
Core	TRD1	N9	0	TTL	Trace data 1.
	TRD2	M9	0	TTL	Trace data 2.
	TRD3	L9	0	TTL	Trace data 3.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	T0CCP0	F4 M9 D11	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	T0CCP1	F3 N9 C12	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	T1CCP0	B6 L10 C9 A13	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	T1CCP1	A6 K10 B9 B13	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	T2CCP0	F11 L9 A9 D12	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
	T2CCP1	E11 K9 C8 C13	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
General-Purpose	T3CCP0	E10 N8 D5 E12	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
Timers	T3CCP1	D13 M8 C5 E13	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
	T4CCP0	C10 L8 F13 M13	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
	T4CCP1	A10 K8 F12 L12	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
	T5CCP0	B10 N7 G11 M5	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
	T5CCP1	A11 M7 H10 J12	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
	WT0CCP0	L2 K7 D11 H11 J13	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	WT0CCP1		I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
		L1 L7 C12 L13 L5			
	WT1CCP0	K1 N4 C11 A13 D8	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	WT1CCP1	K2 N3 A12 B13 K6	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	WT2CCP0	B2 K3 D12 G3 D4	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	WT2CCP1	B1 K4 C13 D10 E4	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	WT3CCP0	C2 J3 E12 L11 F5	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
	WT3CCP1	C1 H4 E13 N12 N5	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
	WT4CCP0	A4 H3 F13 N11 N6	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	WT4CCP1	B4 G4 F12 M11 K5	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
	WT5CCP0	A3 J4 G11 M6	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
	WT5CCP1	B3 J2 H10 L6	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	GNDX	K11	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.
	HIB	M12	0	TTL	An output that indicates the processor is in Hibernate mode.
	RTCCLK	B11	0	TTL	Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernation mode.
Hibernate	VBAT	K12	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
	WAKE	N13	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
	XOSC0	M10	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
	xosc1	N10	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	I2C0SCL	E10	I/O	OD	I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C0SDA	D13	I/O	OD	I ² C module 0 data.
	I2C1SCL	M4 K7	I/O	OD	I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C1SDA	N2 L7	I/O	OD	I ² C module 1 data.
	I2C2SCL	A5 N8	I/O	OD	I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
100	I2C2SDA	B5 M8	I/O	OD	I ² C module 2 data.
I2C	I2C3SCL	B2 L8	I/O	OD	I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C3SDA	B1 K8	I/O	OD	I ² C module 3 data.
	I2C4SCL	N7	I/O	OD	I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C4SDA	M7	I/O	OD	I ² C module 4 data.
	I2C5SCL	F4 N4	I/O	OD	I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C5SDA	F3 N3	I/O	OD	I ² C module 5 data.
	SWCLK	C10	I	TTL	JTAG/SWD CLK.
	SWDIO	A10	I/O	TTL	JTAG TMS and SWDIO.
	SWO	A11	0	TTL	JTAG TDO and SWO.
JTAG/SWD/SWO	TCK	C10	I	TTL	JTAG/SWD CLK.
	TDI	B10	I	TTL	JTAG TDI.
	TDO	A11	0	TTL	JTAG TDO and SWO.
	TMS	A10	I	TTL	JTAG TMS and SWDIO.
	LPC0CLKRUN	G11	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).
LPC	LPC0FRAME	D12	I	TTL	This input signals the start or abort of a transaction.
	LPCOPD	F13	I	TTL	Power down and sleep signal from host.
	LPC0RESET	C13	I	TTL	LPC Bus reset signal.
	LPC0SCI	F12	0	TTL	Optional SCI interrupt for ACPI or other uses.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	M0FAULT0	C2 A3 L10 K3 B11	I	TTL	Motion Control Module 0 PWM Fault 0.
	M0FAULT1	B3 K10 N7 K4 B12	I	TTL	Motion Control Module 0 PWM Fault 1.
	M0FAULT2	L9 M7 J4 C11	I	TTL	Motion Control Module 0 PWM Fault 2.
	MOFAULT3	K9 J2 A12	I	TTL	Motion Control Module 0 PWM Fault 3.
	M0PWM0	F4 K3 M13	0	TTL	Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
	M0PWM1	F3 K4 L12	0	TTL	Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0.
	морwм2	B6 J4 M5	0	TTL	Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1.
PWM	морwм3	A6 J2 J12	0	TTL	Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1.
	МОРWМ4	A5 K7 J3 H11 J13	0	TTL	Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2.
	МОРWM5	B5 L7 H4 L13 L5	0	TTL	Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2.
	МОРWМ6	L2 B2 N4 H3 G3 D8	0	TTL	Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3.
	МОРWМ7	L1 B1 N3 G4 D10 K6	0	TTL	Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3.
	M1FAULT0	L9 M8 G2	I	TTL	Motion Control Module 1 PWM Fault 0.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	M1FAULT1	L8 G1	I	TTL	Motion Control Module 1 PWM Fault 1.
	M1FAULT2	K8 H1	I	TTL	Motion Control Module 1 PWM Fault 2.
	M1FAULT3	H2	ļ	TTL	Motion Control Module 1 PWM Fault 3.
	M1PWM0	B2 N7 D4	0	TTL	Motion Control Module 1 PWM 0. This signal is controlled by Module 1 PWM Generator 0.
	M1PWM1	B1 M7 E4	0	TTL	Motion Control Module 1 PWM 1. This signal is controlled by Module 1 PWM Generator 0.
	M1PWM2	M4 A5 K7 F5	0	TTL	Motion Control Module 1 PWM 2. This signal is controlled by Module 1 PWM Generator 1.
	M1PWM3	N2 B5 L7 N5	0	TTL	Motion Control Module 1 PWM 3. This signal is controlled by Module 1 PWM Generator 1.
	M1PWM4	M9 L11 N6	0	TTL	Motion Control Module 1 PWM 4. This signal is controlled by Module 1 PWM Generator 2.
	M1PWM5	N9 N12 K5	0	TTL	Motion Control Module 1 PWM 5. This signal is controlled by Module 1 PWM Generator 2.
	M1PWM6	L10 N11 M6	0	TTL	Motion Control Module 1 PWM 6. This signal is controlled by Module 1 PWM Generator 3.
	M1PWM7	K10 M11 L6	0	TTL	Motion Control Module 1 PWM 7. This signal is controlled by Module 1 PWM Generator 3.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	GND	A1 J5 H5 J8 H9 J11 F9 D9 C7 E5	-	Power	Ground reference for logic and I/O pins.
	GNDA	C3 E3	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
Power	VDD	E6 J7 J9 J10 F10 E9 E8 D7	-	Power	Positive supply for I/O and some logic.
	VDDA	D3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	VDDC	J1 J6 K13 D6	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	IDX0	C1 L9 K4 A9	ı	TTL	QEI module 0 index.
	IDX1	L2 L7 N3	I	TTL	QEI module 1 index.
QEI	PhA0	A3 M9 J3	I	TTL	QEI module 0 phase A.
	PhA1	L1 L8 M7	I	TTL	QEI module 1 phase A.
	PhB0	B3 N9 H4	I	TTL	QEI module 0 phase B.
	PhB1	K1 K8 K7	I	TTL	QEI module 1 phase B.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	SSI0Clk	M2	I/O	TTL	SSI module 0 clock.
	SSI0Fss	M3	I/O	TTL	SSI module 0 frame.
	SSI0Rx	L4	1	TTL	SSI module 0 receive.
	SSIOTx	N1	0	TTL	SSI module 0 transmit.
	SSI1Clk	B2 L10	I/O	TTL	SSI module 1 clock.
	SSI1Fss	B1 K10	I/O	TTL	SSI module 1 frame.
	SSI1Rx	C2 M9	I	TTL	SSI module 1 receive.
	SSI1Tx	C1 N9	0	TTL	SSI module 1 transmit.
	SSI2Clk	B6 J3	I/O	TTL	SSI module 2 clock.
SSI	SSI2Fss	A6 H4	I/O	TTL	SSI module 2 frame.
	SSI2Rx	F4 H3	I	TTL	SSI module 2 receive.
	SSI2Tx	F3 G4	0	TTL	SSI module 2 transmit.
	SSI3Clk	B2 K3 G2	I/O	TTL	SSI module 3 clock.
	SSI3Fss	B1 K4 G1	I/O	TTL	SSI module 3 frame.
	SSI3Rx	C2 J4 H1	I	TTL	SSI module 3 receive.
	SSI3Tx	C1 J2 H2	0	TTL	SSI module 3 transmit.
	NMI	B3 M9	I	TTL	Non-maskable interrupt.
System Control & Clocks	osc0	G12	I	Analog	Main oscillator crystal input or an external clock reference input.
CIUCNS	osc1	G13	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	G10	I	TTL	System reset input.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	U0Rx	L3	I	TTL	UART module 0 receive.
	U0Tx	M1	0	TTL	UART module 0 transmit.
	U1CTS	L1 N9	I	TTL	UART module 1 Clear To Send modem flow control input signal.
	U1DCD	L10	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	K10	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	L9	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	В7	I	TTL	UART module 1 Ring Indicator modem status input signal.
	U1RTS	L2 M9	0	TTL	UART module 1 Request to Send modem flow control output line.
	U1Rx	F11 L2	I	TTL	UART module 1 receive.
	U1Tx	E11 L1	0	TTL	UART module 1 transmit.
UART	U2Rx	A3 K7	I	TTL	UART module 2 receive.
UART	U2Tx	B3 L7	0	TTL	UART module 2 transmit.
	U3Rx	K1	I	TTL	UART module 3 receive.
	U3Tx	K2	0	TTL	UART module 3 transmit.
	U4Rx	L2 C9	I	TTL	UART module 4 receive.
	U4Tx	L1 B9	0	TTL	UART module 4 transmit.
	U5Rx	A5 A9	I	TTL	UART module 5 receive.
	U5Tx	B5 C8	0	TTL	UART module 5 transmit.
	U6Rx	A4 D5	I	TTL	UART module 6 receive.
	U6Tx	B4 C5	0	TTL	UART module 6 transmit.
	U7Rx	F1 B11	I	TTL	UART module 7 receive.
	U7Tx	F2 B12	0	TTL	UART module 7 transmit.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	USB0DM	E13	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	USB0DP	E12	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	USB0EPEN	K1 O C2 L9 K7		TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB	USB0ID	F11	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	USB0PFLT	K2 C1 K9 L7	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	USB0VBUS	E11	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-5. GPIO Pins and Alternate Functions

Ю	Pin	Analog			Digi	ital Funct	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodir	ng) ^a		
10	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PA0	L3	-	U0Rx	-	-	-	-	-	-	CAN1Rx	-	-	-
PA1	M1	-	U0Tx	-	-	-	-	-	-	CAN1Tx	-	-	-
PA2	M2	-	-	SSI0Clk	-	-	-	-	-	-	-	-	-
PA3	МЗ	-	-	SSI0Fss	-	-	-	-	-	-	-	-	-
PA4	L4	-	-	SSI0Rx	-	-	-	-	-	-	-	-	-
PA5	N1	-	-	SSIOTx	-	-	-	-	-	-	-	-	-
PA6	M4	-	-	-	I2C1SCL	-	M1PWM2	-	-	-	-	-	-
PA7	N2	-	-	-	I2C1SDA	-	м1рwм3	-	-	-	-	-	-
PB0	F11	USB0ID	U1Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PB1	E11	USB0VBUS	U1Tx	-	-	-	-	-	T2CCP1	-	-	-	-
PB2	E10	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-
PB3	D13	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-
PB4	В6	AIN10	-	SSI2Clk	-	M0PWM2	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	A6	AIN11	-	SSI2Fss	-	M0PWM3	-	-	T1CCP1	CAN0Tx	-	-	-
PB6	F4	-	-	SSI2Rx	I2C5SCL	M0PWM0	-	-	T0CCP0	-	-	-	-
PB7	F3	-	-	SSI2Tx	I2C5SDA	M0PWM1	-	-	T0CCP1	-	-	-	-
PC0	C10	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	-
PC1	A10	-	TMS SWDIO	-	-	-	-	-	T4CCP1	-	-	-	-
PC2	B10	-	TDI	-	-	-	-	-	T5CCP0	-	-	-	-

Table 23-5. GPIO Pins and Alternate Functions (continued)

Ю	Pin	Analog			Digi	ital Functi	on (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
10	PIII	Function	1	2	3	4	5	6	7	8	9	14	15
PC3	A11	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	L2	C1-	U4Rx	U1Rx	-	морим6	-	IDX1	WT0CCP0	U1RTS	-	-	-
PC5	L1	C1+	U4Tx	U1Tx	-	морwм7	-	PhA1	WT0CCP1	U1CTS	-	-	-
PC6	K1	C0+	U3Rx	-	-	-	-	PhB1	WT1CCP0	USB0EPEN	-	-	-
PC7	K2	C0-	U3Tx	-	-	-	-	-	WT1CCP1	USB0PFLT	-	-	-
PD0	B2	AIN15	SSI3Clk	SSI1Clk	I2C3SCL	морим6	M1PWM0	-	WT2CCP0	-	-	-	-
PD1	B1	AIN14	SSI3Fss	SSI1Fss	I2C3SDA	морим7	M1PWM1	-	WT2CCP1	-	-	-	-
PD2	C2	AIN13	SSI3Rx	SSI1Rx	-	MOFAULTO	-	-	WT3CCP0	USB0EPEN	-	-	-
PD3	C1	AIN12	SSI3Tx	SSI1Tx	-	-	-	IDX0	WT3CCP1	USB0PFLT	-	-	-
PD4	A4	AIN7	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-
PD5	В4	AIN6	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-
PD6	А3	AIN5	U2Rx	-	-	MOFAULTO	-	PhA0	WT5CCP0	-	-	-	-
PD7	В3	AIN4	U2Tx	-	-	MOFAULT1	-	PhB0	WT5CCP1	NMI	-	-	-
PE0	F1	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	F2	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	E1	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	E2	AIN0	-	-	-	-	-	-	-	-	-	-	-
PE4	A5	AIN9	U5Rx	-	I2C2SCL	морим4	M1PWM2	-	-	CAN0Rx	-	-	-
PE5	B5	AIN8	U5Tx	-	I2C2SDA	морим5	M1PWM3	-	-	CAN0Tx	-	-	-
PE6	A7	AIN21	-	-	-	-	-	-	-	CAN1Rx	-	-	-
PE7	В7	AIN20	U1RI	-	-	-	-	-	-	CAN1Tx	-	-	-
PF0	M9	-	Ulrts	SSI1Rx	CAN0Rx	-	M1PWM4	PhA0	T0CCP0	NMI	C0o	TRD2	-
PF1	N9	-	U1CTS	SSI1Tx	-	-	M1PWM5	PhB0	T0CCP1	-	C1o	TRD1	-
PF2	L10	-	U1DCD	SSI1Clk	-	MOFAULTO	M1PWM6	-	T1CCP0	-	C20	TRD0	-
PF3	K10	-	U1DSR	SSI1Fss	CAN0Tx	MOFAULT1	M1PWM7	-	T1CCP1	-	-	TRCLK	-
PF4	L9	-	U1DTR	-	-	MOFAULT2	M1FAULTO	IDX0	T2CCP0	USB0EPEN	-	TRD3	-
PF5	K9	-	-	-	-	MOFAULT3	-	-	T2CCP1	USB0PFLT	-	-	-
PF6	N8	-	-	-	I2C2SCL	-	-	-	T3CCP0	-	-	-	-
PF7	M8	-	-	-	I2C2SDA	-	M1FAULTO	-	T3CCP1	-	-	-	-
PG0	L8	-	-	-	I2C3SCL	-	M1FAULT1	PhA1	T4CCP0	-	-	-	-
PG1	K8	-	-	-	I2C3SDA	-	M1FAULT2	PhB1	T4CCP1	-	-	-	-
PG2	N7	-	-	-	I2C4SCL	MOFAULT1	M1PWM0	-	T5CCP0	-	-	-	-
PG3	M7	-	-	-	I2C4SDA	M0FAULT2	M1PWM1	PhA1	T5CCP1	-	-	-	-
PG4	K7	-	U2Rx	-	I2C1SCL	морим4	M1PWM2	PhB1	WT0CCP0	USB0EPEN	-	-	-
PG5	L7	-	U2Tx	-	I2C1SDA	морим5	M1PWM3	IDX1	WT0CCP1	USB0PFLT	-	-	-
PG6	N4	-	-	-	I2C5SCL	морим6	-	-	WT1CCP0	-	-	-	-
PG7	N3	-	-	-	I2C5SDA	морим7	IDX1	-	WT1CCP1	-	-	-	-
PH0	K3	-	-	SSI3Clk	-	моримо	-	MOFAULTO	WT2CCP0	-	-	-	-
PH1	K4	-	-	SSI3Fss	-	M0PWM1	IDX0	MOFAULT1	WT2CCP1	-	-	-	-

Table 23-5. GPIO Pins and Alternate Functions (continued)

		Analog			Dig	ital Functi	on (GPIO	PCTL PM	Cx Bit Fie	ld Encodii	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PH2	J4	-	-	SSI3Rx	-	морwм2	-	M0FAULT2	WT5CCP0	-	-	-	-
PH3	J2	-	-	SSI3Tx	-	морwм3	-	MOFAULT3	WT5CCP1	-	-	-	-
PH4	J3	-	-	SSI2Clk	-	морим4	PhA0	-	WT3CCP0	-	-	-	-
PH5	H4	-	-	SSI2Fss	-	морwм5	PhB0	-	WT3CCP1	-	-	-	-
РНб	Н3	-	-	SSI2Rx	-	морwм6	-	-	WT4CCP0	-	-	-	-
PH7	G4	-	-	SSI2Tx	-	морwм7	-	-	WT4CCP1	-	-	-	-
PJ0	C9	-	U4Rx	-	-	-	-	-	T1CCP0	-	-	-	-
PJ1	В9	-	U4Tx	-	-	-	-	-	T1CCP1	-	-	-	-
PJ2	A9	-	U5Rx	-	-	-	IDX0	-	T2CCP0	-	-	-	-
рЈ3	C8	-	U5Tx	-	-	-	-	-	T2CCP1	-	-	-	-
PJ4	D5	C2+	U6Rx	-	-	-	-	-	T3CCP0	-	-	-	-
PJ5	C5	C2-	U6Tx	-	-	-	-	-	T3CCP1	-	-	-	-
PJ6	C6	-	-	-	-	-	-	-	-	-	-	-	-
PJ7	C4	-	-	-	-	-	-	-	-	-	-	-	-
PK0	G2	AIN16	-	SSI3Clk	-	-	-	M1FAULT0	-	-	-	-	-
PK1	G1	AIN17	-	SSI3Fss	-	-	-	M1FAULT1	-	-	-	-	-
PK2	H1	AIN18	-	SSI3Rx	-	-	-	M1FAULT2	-	-	-	-	-
PK3	H2	AIN19	-	SSI3Tx	-	-	-	M1FAULT3	-	-	-	-	-
PK4	B11	-	U7Rx	-	-	-	-	MOFAULTO	RTCCLK	C0o	-	-	-
PK5	B12	-	U7Tx	-	-	-	-	MOFAULT1	-	C10	-	-	-
PK6	C11	-	-	-	-	-	-	M0FAULT2	WT1CCP0	C20	-	-	-
PK7	A12	-	-	-	-	-	-	MOFAULT3	WT1CCP1	-	-	-	-
PL0	D11	-	-	-	-	-	-	-	T0CCP0	WT0CCP0	-	-	-
PL1	C12	-	-	-	-	-	-	-	T0CCP1	WT0CCP1	-	-	-
PL2	A13	-	-	-	-	-	-	-	T1CCP0	WT1CCP0	-	-	-
PL3	B13	-	-	-	-	-	-	-	T1CCP1	WT1CCP1	-	-	-
PL4	D12	-	-	-	-	-	-	-	T2CCP0	WT2CCP0	-	-	LPC0FRAME
PL5	C13	-	-	-	-	-	-	-	T2CCP1	WT2CCP1	-	-	LPC0RESET
PL6	E12	USB0DP	-	-	-	-	-	-	T3CCP0	WT3CCP0	-	-	-
PL7	E13	USB0DM	-	-	-	-	-	-	T3CCP1	WT3CCP1	-	-	-
PM0	F13	-	-	-	-	-	-	-	T4CCP0	WT4CCP0	-	-	LPC0PD
PM1	F12	-	-	-	-	-	-	-	T4CCP1	WT4CCP1	-	-	LPC0SCI
PM2	G11	-	-	-	-	-	-	-	T5CCP0	WT5CCP0	-	-	LPC0CLKRUN
РМ3	H10	-	-	-	-	-	-	-	T5CCP1	WT5CCP1	-	-	-
PM4	H13	-	-	-	-	-	-	-	-	-	-	-	-
PM5	H12	-	-	-	-	-	-	-	-	-	-	-	-
РМб	H11	-	-	морим4	-	-	-	-	WT0CCP0	-	-	-	-
PM7	L13	-	-	морим5	-	-	-	-	WT0CCP1	-	-	-	-
PN0	A8	AIN23	CAN0Rx	-	-	-	-	-	-	-	-	-	-
PN1	В8	AIN22	CAN0Tx	-	-	-	-	-	-	-	-	-	-

Table 23-5. GPIO Pins and Alternate Functions (continued)

10	Din	Analog			Dig	ital Funct	ion (GPIO	PCTL PN	ICx Bit Field	d Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PN2	G3	-	-	морим6	-	-	-	-	WT2CCP0	-	-	-	-
PN3	D10	-	-	морим7	-	-	-	-	WT2CCP1	-	-	-	-
PN4	L11	-	-	м1рwм4	-	-	-	-	WT3CCP0	-	-	-	-
PN5	N12	-	-	M1PWM5	-	-	-	-	WT3CCP1	-	-	-	-
PN6	N11	-	-	м1рwм6	-	-	-	-	WT4CCP0	-	-	-	-
PN7	M11	-	-	M1PWM7	-	-	-	-	WT4CCP1	-	-	-	-
PP0	M13	-	M0PWM0	-	-	-	-	-	T4CCP0	-	-	-	-
PP1	L12	-	M0PWM1	-	-	-	-	-	T4CCP1	-	-	-	-
PP2	M5	-	M0PWM2	-	-	-	-	-	T5CCP0	-	-	-	-
PP3	J12	-	моримз	-	-	-	-	-	T5CCP1	-	-	-	-
PP4	J13	-	морим4	-	-	-	-	-	WT0CCP0	-	-	-	-
PP5	L5	-	морим5	-	-	-	-	-	WT0CCP1	-	-	-	-
PP6	D8	-	морим6	-	-	-	-	-	WT1CCP0	-	-	-	-
PP7	K6	-	морим7	-	-	-	-	-	WT1CCP1	-	-	-	-
PQ0	D4	-	M1PWM0	-	-	-	-	-	WT2CCP0	-	-	-	-
PQ1	E4	-	M1PWM1	-	-	-	-	-	WT2CCP1	-	-	-	-
PQ2	F5	-	M1PWM2	-	-	-	-	-	WT3CCP0	-	-	-	-
PQ3	N5	-	M1PWM3	-	-	-	-	-	WT3CCP1	-	-	-	-
PQ4	N6	-	M1PWM4	-	-	-	-	-	WT4CCP0	-	-	-	-
PQ5	K5	-	M1PWM5	-	-	-	-	-	WT4CCP1	-	-	-	-
PQ6	M6	-	M1PWM6	-	-	-	-	-	WT5CCP0	-	-	-	-
PQ7	L6	-	M1PWM7	-	-	-	-	-	WT5CCP1	-	-	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 10-13 are not used on this device.

Table 23-6. Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function
	AIN0	PE3
	AIN1	PE2
	AIN10	PB4
	AIN11	PB5
	AIN12	PD3
	AIN13	PD2
	AIN14	PD1
	AIN15	PD0
	AIN16	PK0
	AIN17	PK1
	AIN18	PK2
	AIN19	PK3
	AIN2	PE1
	AIN20	PE7
	AIN21	PE6
	AIN22	PN1
	AIN23	PN0
	AIN3	PE0
	AIN4	PD7
	AIN5	PD6
one	AIN6	PD5
	AIN7	PD4
	AIN8	PE5
	AIN9	PE4
	C0+	PC6
	C0-	PC7
	C1+	PC5
	C1-	PC4
	C2+	PJ4
	C2-	PJ5
	I2C0SCL	PB2
	I2C0SDA	PB3
	I2C4SCL	PG2
	I2C4SDA	PG3
	LPC0CLKRUN	PM2
	LPC0FRAME	PL4
	LPC0PD	PM0
	LPC0RESET	PL5
	<u>LPC0SCI</u>	PM1
	M1FAULT3	PK3
	RTCCLK	PK4

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	SSIOClk	PA2
	SSI0Fss	PA3
	SSI0Rx	PA4
	SSIOTx	PA5
	SWCLK	PC0
	SWDIO	PC1
	SWO	PC3
	TCK	PC0
	TDI	PC2
	TDO	PC3
	TMS	PC1
	TRCLK	PF3
	TRD0	PF2
	TRD1	PF1
	TRD2	PF0
	TRD3	PF4
	UORx	PA0
	UOTx	PA1
	U1DCD	PF2
	U1DSR	PF3
	U1DTR	PF4
	U1RI	PE7
	U3Rx	PC6
	U3Tx	PC7
	USB0DM	PL7
	USB0DP	PL6
	USB0ID	PB0
	USB0VBUS	PB1

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
two	COo	PF0 PK4
	Clo	PF1 PK5
	C2o	PF2 PK6
	CAN1Rx	PA0 PE6
	CAN1Tx	PA1 PE7
	I2C1SCL	PA6 PG4
	I2C1SDA	PA7 PG5
	I2C2SCL	PE4 PF6
	I2C2SDA	PE5 PF7
	I2C3SCL	PD0 PG0
	I2C3SDA	PD1 PG1
	I2C5SCL	PB6 PG6
	I2C5SDA	PB7 PG7
	M1FAULT1	PG0 PK1
	M1FAULT2	PG1 PK2
	NMI	PD7 PF0
	SSI1Clk	PD0 PF2
	SSI1Fss	PD1 PF3
	SSI1Rx	PD2 PF0
	SSI1Tx	PD3 PF1
	SSI2Clk	PB4 PH4
	SSI2Fss	PB5 PH5
	SSI2Rx	PB6 PH6
	SSI2Tx	PB7 PH7
	U1CTS	PC5 PF1
	U1RTS	PC4 PF0
	U1Rx	PB0 PC4
	UlTx	PB1 PC5
	U2Rx	PD6 PG4
	U2Tx	PD7 PG5
	U4Rx	PC4 PJ0
	U4Tx	PC5 PJ1
	U5Rx	PE4 PJ2
	U5Tx	PE5 PJ3
	U6Rx	PD4 PJ4
	U6Tx	PD5 PJ5
	U7Rx	PE0 PK4
	U7Tx	PE1 PK5

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	IDX1	PC4 PG5 PG7
	M0FAULT3	PF5 PH3 PK7
	M0PWM0	PB6 PH0 PP0
	M0PWM1	PB7 PH1 PP1
	MOPWM2	PB4 PH2 PP2
	MOPWM3	PB5 PH3 PP3
	M1FAULT0	PF4 PF7 PK0
	M1PWM0	PD0 PG2 PQ0
	M1PWM1	PD1 PG3 PQ1
	M1PWM4	PF0 PN4 PQ4
	M1PWM5	PF1 PN5 PQ5
three	M1PWM6	PF2 PN6 PQ6
	M1PWM7	PF3 PN7 PQ7
	PhA0	PD6 PF0 PH4
	PhA1	PC5 PG0 PG3
	PhB0	PD7 PF1 PH5
	PhB1	PC6 PG1 PG4
	SSI3Clk	PD0 PH0 PK0
	SSI3Fss	PD1 PH1 PK1
	SSI3Rx	PD2 PH2 PK2
	SSI3Tx	PD3 PH3 PK3
	TOCCPO	PB6 PF0 PL0
	T0CCP1	PB7 PF1 PL1

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	CAN0Rx	PB4 PE4 PF0 PN0
	CAN0Tx	PB5 PE5 PF3 PN1
	IDX0	PD3 PF4 PH1 PJ2
	M0FAULT2	PF4 PG3 PH2 PK6
	M1PWM2	PA6 PE4 PG4 PQ2
	M1PWM3	PA7 PE5 PG5 PQ3
	T1CCP0	PB4 PF2 PJ0 PL2
	T1CCP1	PB5 PF3 PJ1 PL3
	T2CCP0	PB0 PF4 PJ2 PL4
four	T2CCP1	PB1 PF5 PJ3 PL5
ioui —	T3CCP0	PB2 PF6 PJ4 PL6
	T3CCP1	PB3 PF7 PJ5 PL7
	T4CCP0	PC0 PG0 PM0 PP0
	T4CCP1	PC1 PG1 PM1 PP1
	T5CCP0	PC2 PG2 PM2 PP2
	T5CCP1	PC3 PG3 PM3 PP3
	USB0EPEN	PC6 PD2 PF4 PG4
	USB0PFLT	PC7 PD3 PF5 PG5
	WT5CCP0	PD6 PH2 PM2 PQ6
	WT5CCP1	PD7 PH3 PM3 PQ7
	M0FAULT0	PD2 PD6 PF2 PH0 PK4
	M0FAULT1	PD7 PF3 PG2 PH1 PK5
	MOPWM4	PE4 PG4 PH4 PM6 PP4
	M0PWM5	PE5 PG5 PH5 PM7 PP5
	WT0CCP0	PC4 PG4 PL0 PM6 PP4
	WT0CCP1	PC5 PG5 PL1 PM7 PP5
five	WT1CCP0	PC6 PG6 PK6 PL2 PP6
live	WT1CCP1	PC7 PG7 PK7 PL3 PP7
	WT2CCP0	PD0 PH0 PL4 PN2 PQ0
	WT2CCP1	PD1 PH1 PL5 PN3 PQ1
	WT3CCP0	PD2 PH4 PL6 PN4 PQ2
	WT3CCP1	PD3 PH5 PL7 PN5 PQ3
	WT4CCP0	PD4 PH6 PM0 PN6 PQ4
	WT4CCP1	PD5 PH7 PM1 PN7 PQ5
civ	M0PWM6	PC4 PD0 PG6 PH6 PN2 PP6
six	M0PWM7	PC5 PD1 PG7 PH7 PN3 PP7

23.1 Connections for Unused Signals

Table 23-7 on page 1407 show how to handle signals for functions that are not used in a particular system implementation for devices that are in a 157-ball BGA package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it

is important that the clock to the module is never enabled by setting the corresponding bit in the \mathbf{RCGCx} register.

Table 23-7. Connections for Unused Signals (157-Ball BGA)

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
GPIO	All unused GPIOs	-	NC	GND
	HIB	M12	NC	NC
	VBAT	K12	NC	VDD
Hibernate	WAKE	N13	NC	GND
nibernate	XOSC0	M10	NC	GND
	XOSC1	N10	NC	NC
	GNDX	K11	GND	GND
No Connects	NC	-	NC	NC
	OSC0	G12	NC	GND
	OSC1	G13	NC	NC
System Control	RST	G10	Pull up as shown in Figure 5-1 on page 217	Connect through a capacitor to GND as close to pin as possible
USB	USB0DM	E13	NC	GND
USD	USB0DP	E12	NC	GND

24 Operating Characteristics

Table 24-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Unpowered storage temperature range	T _S	-65 to +150	°C

Table 24-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ _{JA}	50 ^b	°C/W
Junction temperature, -40 to +125 ^c	T_J	$T_A + (P \cdot \Theta_{JA})$	°C
Maximum power dissipation	Р	560 ^d	mW

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

Table 24-3. ESD Absolute Maximum Ratings^a

Parameter Name	Min	Nom	Max	Unit
V _{ESDHBM}	-	-	2.0	kV
V _{ESDCDM}	-	-	500	V

a. All Stellaris® parts are ESD tested following the JEDEC standard.

b. Preliminary.

c. Power dissipation is a function of temperature.

d. Preliminary, pending characterization.

25 Electrical Characteristics

25.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Device reliability may be adversely affected by exposure to absolute-maximum ratings for extended periods.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 25-1. Maximum Ratings

Parameter	Parameter Name ^a	,	I I m i 4	
rarannetei	Farameter Name	Min	Max	Unit
V_{DD}	V _{DD} supply voltage	0	4	V
V_{DDA}	V _{DDA} supply voltage	0	4	V
V_{BAT}	V _{BAT} battery supply voltage	0	4	V
	Input voltage ^b	-0.3	5.5	V
V_{IN}	Input voltage for PB0 and PB1 when configured as GPIO	-0.3	V _{DD} + 0.3	V
I _{GPIOMAX}	Maximum current per output pin	-	25	mA
I _{NON}	Maximum current into or out of a non-power pin when the microcontroller is unpowered	-	pending ^c	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (see "Connections for Unused Signals" on page 1406).

25.2 Recommended Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 25-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	V _{DD} supply voltage	2.97	3.3	3.63	V
V_{DDA}	V _{DDA} supply voltage	2.97	3.3	3.63	V
V _{DDC}	V _{DDC} supply voltage	1.08	1.2	1.32	V
V _{IH}	High-level input voltage	2.1	-	5.0	V

b. Applies to static and dynamic signals including overshoot.

c. Pending characterization.

Table 25-2. Recommended DC Operating Conditions (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{IL}	Low-level input voltage	-0.3	-	1.2	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
ГОН	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
I _{OL}	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	8-mA Drive, V _{OL} =1.2 V	18.0	-	-	mA

Table 25-3. GPIO Current Restrictions

Parameter	Parameter Name	Min	Nom	Max	Unit
I _{MAXL}	Cumulative maximum GPIO current per side, left ^a	-	-	170 ^b	mA
I _{MAXB}	Cumulative maximum GPIO current per side, bottom ^a	-	-	150 ^b	mA
I _{MAXR}	Cumulative maximum GPIO current per side, right ^a	-	-	140 ^b	mA
I _{MAXT}	Cumulative maximum GPIO current per side, top ^a	-	-	160 ^b	mA

a. Sum of sink and source current for GPIOs as shown in Table 25-4 on page 1410.


Table 25-4. GPIO Package Side Assignments

Side	GPIOs
Left	PB[4-5], PC[0-3], PD[4-7], PE[4-7], PJ[0-7], PK[4-7], PN[0-1,3], PP6
Bottom	PB[6-7], PC[4-7], PD[0-3], PE[0-3], PH[0-7], PK[0-3], PN2, PQ[0-2]
Right	PA[0-7], PF[0-7], PG[0-7], PN[4-7], PP[2,5,7], PQ[3-7],
Тор	PB[0-3], PL[0-7], PM[0-7], PP[0-3]

25.3 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

Figure 25-1. Load Conditions



b. Preliminary, pending characterization.


25.4 JTAG and Boundary Scan

Table 25-5. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	F _{TCK}	TCK operational clock frequency ^a	0	-	10	MHz
J2	T _{TCK}	TCK operational clock period	100	-	-	ns
J3	T _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	T _{TCK_HIGH}	TCK clock High time	-	t _{TCK}	-	ns
J5	T _{TCK_R}	TCK rise time	0	-	10	ns
J6	T _{TCK_F}	TCK fall time	0	-	10	ns
J7	T _{TMS_SU}	TMS setup time to TCK rise	8	-	-	ns
J8	T _{TMS_HLD}	TMS hold time from TCK rise	4	-	-	ns
J9	T _{TDI_SU}	TDI setup time to TCK rise	18	-	-	ns
J10	T _{TDI_HLD}	TDI hold time from TCK rise	4	-	-	ns
		TCK fall to Data Valid from High-Z, 2-mA drive		13	35	ns
		TCK fall to Data Valid from High-Z, 4-mA drive		9	26	ns
J11	T_{TDO_ZDV}	TCK fall to Data Valid from High-Z, 8-mA drive	-	8	26	ns
		TCK fall to Data Valid from High-Z, 8-mA drive with slew rate control	-	10	29	ns
		TCK fall to Data Valid from Data Valid, 2-mA drive		14	20	ns
		TCK fall to Data Valid from Data Valid, 4-mA drive		10	26	ns
J12	$T_{TDO_{DV}}$	TCK fall to Data Valid from Data Valid, 8-mA drive	-	8	21	ns
		TCK fall to Data Valid from Data Valid, 8-mA drive with slew rate control		10	26	ns
		TCK fall to High-Z from Data Valid, 2-mA drive		7	16	ns
		TCK fall to High-Z from Data Valid, 4-mA drive		7	16	ns
J13	T_{TDO_DVZ}	TCK fall to High-Z from Data Valid, 8-mA drive	-	7	16	ns
		TCK fall to High-Z from Data Valid, 8-mA drive with slew rate control		8	19	ns

a. A ratio of at least 8:1 must be kept between the system clock and ${\tt TCK}.$

Figure 25-2. JTAG Test Clock Input Timing






Figure 25-3. JTAG Test Access Port (TAP) Timing

25.5 Power and Brown-Out

Table 25-6. Power Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
P1	T _{VDDRISE}	Supply voltage (V _{DD}) rise time	-	-	∞	ms
D2	P2 V _{TH}	Power-On Reset threshold (rising edge)	pending ^a	2.92 ^b	pending	V
		Power-On Reset threshold (falling edge)	pending	2.35 ^b	pending	V
		Brown-Out Reset threshold (rising edge)	pending	2.92 ^b	pending	V
P3	V _{BTH}	Brown-Out Reset threshold (falling edge)	pending	2.92 ^b	pending	V
P4	T _{POR}	Power-On Reset timeout	-	-	500	μs
P5	T _{BOR}	Brown-Out Reset timeout	1	-	_c	μs

a. Pending characterization.

b. Preliminary, pending characterization.

c. After the minimum timeout, BOR stays active as long as the power supply is below V_{BTH}. The voltage level is checked every clock cycle after the initial countdown completes. BOR is deasserted on the next clock cycle after the BOR condition goes away.





Figure 25-4. Power-On and Brown-Out Reset and Voltage Parameters

Figure 25-5. Brown-Out Reset Timing



25.6 Reset

Table 25-7. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	20	-	_a	μs
R2	T _{IRSWR}	Internal reset timeout after software-initiated system reset	-	1	-	μs
R3	T _{IRWDR}	Internal reset timeout after watchdog reset	-	1	-	μs
R4	T _{IRMFR}	Internal reset timeout after MOSC failure reset	-	1	-	μs

Table 25-7. Reset Characteristics (continued)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R5	T _{MIN}	Minimum RST pulse width	100	-	-	ns

a. After the minimum timeout, internal reset stays active as long as the $\overline{\mathtt{RST}}$ pin is asserted, and is released when the $\overline{\mathtt{RST}}$ pin is deasserted.

Figure 25-6. External Reset Timing (RST)




Figure 25-7. Software Reset Timing




Figure 25-8. Watchdog Reset Timing





Figure 25-9. MOSC Failure Reset Timing



25.7 On-Chip Low Drop-Out (LDO) Regulator

Table 25-8. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
C _{LDO}	External filter capacitor size for internal power supply ^a	2.5	-	4.0	μF
ESR	Filter capacitor equivalent series resistance	10	-	100	mΩ

Table 25-8. LDO Regulator Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
ESL	Filter capacitor equivalent series inductance	-	-	0.5	nH
V _{LDO}	LDO output voltage	1.08	1.2	1.32	V
I _{INRUSH}	Inrush current	50	-	250	mA

a. The capacitor should be connected as close as possible to pin D6.

25.8 Clocks

The following sections provide specifications on the various clock sources and mode.

25.8.1 PLL Specifications

The following tables provide specifications for using the PLL.

Table 25-9. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{REF_XTAL}	Crystal reference	5 ^a	-	25	MHz
F _{REF_EXT}	External clock reference ^a	5 ^a	-	25	MHz
F _{PLL}	PLL frequency ^b	-	400	-	MHz
	PLL lock time, enabling the PLL	-	-	512 * (N+1) ^c	reference clocks ^d
T _{READY}	PLL lock time, changing the XTAL field in the RCC/RCC2 register or changing the OSCSRC between MOSC and PIOSC		-	128 * (N+1) ^c	reference clocks ^d

a. If the PLL is not used, the minimum input frequency can be 4 MHz.

Table 25-10 on page 1415 shows the actual frequency of the PLL based on the crystal frequency used (defined by the \mathtt{XTAL} field in the **RCC** register).

Table 25-10. Actual PLL Frequency

XTAL	Crystal Frequency (MHz)	MINT	MFRAC	Q	N	PLL Multiplier	PLL Frequency (MHz)	Error
0x09	5.0	0x50	0x0	0x0	0x0	80	400	-
0x0A	5.12	0x9C	0x100	0x0	0x1	156.25	400	-
0x0B	6.0	0xC8	0x0	0x0	0x2	200	400	-
0x0C	6.144	0xC3	0x140	0x0	0x2	195.3125	400	-
0x0D	7.3728	0xA2	0x30A	0x0	0x2	162.7598	399.9984	0.0004%
0x0E	8.0	0x32	0x0	0x0	0x0	50	400	-
0x0F	8.192	0xC3	0x140	0x0	0x3	195.3125	400	-
0x10	10.0	0x50	0x0	0x0	0x1	80	400	-
0x11	12.0	0xC8	0x0	0x0	0x5	200	400	-
0x12	12.288	0xC3	0x140	0x0	0x5	195.3125	400	-
0x13	13.56	0xB0	0x3F6	0x0	0x5	176.9902	399.9979	0.0005%

b. PLL frequency is automatically calculated by the hardware based on the \mathtt{XTAL} field of the RCC register.

c. N is the value in the ${\tt N}$ field in the <code>PLLFREQ1</code> register.

d. A reference clock is the clock period of the crystal being used, which can be MOSC or PIOSC. For example, a 16-MHz crystal connected to MOSC yields a reference clock of 62.5 ns.

Table 25-10. Actual PLL Frequency (continued)

XTAL	Crystal Frequency (MHz)	MINT	MFRAC	Q	N	PLL Multiplier	PLL Frequency (MHz)	Error
0x14	14.318	0xC3	0x238	0x0	0x6	195.5547	399.9982	0.0005%
0x15	16.0	0x32	0x0	0x0	0x1	50	400	-
0x16	16.384	0xC3	0x140	0x0	0x7	195.3125	400	-
0x17	18	0xC8	0x0	0x0	0x8	200	400	-
0x18	20	0x50	0x0	0x0	0x3	80	400	-
0x19	24	0x32	0x0	0x0	0x2	50	400	-
0x1A	25	0x50	0x0	0x0	0x4	80	400	-

25.8.2 PIOSC Specifications

Table 25-11. PIOSC Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{PIOSC25}	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C	-	±0.25% ^a	±1% ^a	-
F _{PIOSCT}	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C, across specified temperature range	-	-	±3% ^a	-
F _{PIOSCUCAL}	Internal 16-MHz precision oscillator frequency variance, user calibrated at a chosen temperature	-	±0.25% ^a	±1% ^a	-

a. Preliminary, pending characterization.

25.8.3 Internal 30-kHz Oscillator Specifications

Table 25-12. 30-kHz Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{IOSC30KHZ}	Internal 30-KHz oscillator frequency	10 ^a	30	50 ^a	KHz

a. Preliminary, pending characterization.

25.8.4 Hibernation Clock Source Specifications

Table 25-13. HIB Oscillator Input Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{HIBOSC}	Parallel resonance frequency	-	32.768	-	KHz
C ₁ , C ₂	External load capacitance on XOSC0, XOSC1 pinsa	12	-	24	pF
C _{PKG}	Device package stray shunt capacitance ^a	-	0.5	-	pF
C _{PCB}	PCB stray shunt capacitance ^a	-	0.5	-	pF
C ₀	Crystal shunt capacitance ^a	-	3	-	pF
C _{SHUNT}	Total shunt capacitance ^a	-	-	4	pF
ESR	Crystal effective series resistance, OSCDRV = 0 ^b	-	-	50	kΩ
LSK	Crystal effective series resistance, OSCDRV = 1 ^b	-	-	75	kΩ
DL	Oscillator output drive level	-	-	0.25	μW
T _{START}	Oscillator startup time, when using a crystal ^c	-	600	pending ^d	ms

Table 25-13. HIB Oscillator Input Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{IH}	CMOS input high level, when using an external oscillator ^e	Supply - 0.4	-	Supply	V
V _{IL}	CMOS input low level, when using an external oscillator	GND	-	GND + 0.4	V
V _{HYS}	CMOS input buffer hysteresis, when using an external oscillator	-	600	-	mV
DC _{HIBOSC_EXT}	External clock reference duty cycle	45	-	55	%

a. See information below table.

The load capacitors added on the board, C_1 and C_2 , should be chosen such that the following equation is satisfied (see Table 25-13 on page 1416 for typical values).

- C_I = load capacitance specified by crystal manufacturer
- $C_L = (C_1 C_2)/(C_1 + C_2) + C_{PKG} + C_{PCB}$
- C_{SHUNT} = C_{PKG} + C_{PCB} + C₀ (total shunt capacitance seen across XOSC0, XOSC1)
- lacksquare C_{PKG} , C_{PCB} as measured across the XOSC0, XOSC1 pins excluding the crystal
- Clear the OSCDRV bit in the Hibernation Control (HIBCTL) register for $C_{1,2} \le 18$ pF; set the OSCDRV bit for $C_{1,2} > 18$ pF.
- C₀ = Shunt capacitance of crystal specified by the crystal manufacturer

25.8.5 Main Oscillator Specifications

Table 25-14. Main Oscillator Input Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{MOSC}	Parallel resonance frequency	4 ^a	-	25	MHz
C ₁ , C ₂	External load capacitance on OSC0, OSC1 pins ^b	12	-	24	pF
C _{PKG}	Device package stray shunt capacitance ^b	-	0.5	-	pF
C _{PCB}	PCB stray shunt capacitance ^b	-	0.5	-	pF
C ₀	Crystal shunt capacitance ^{bc}	-	4	-	pF
C _{SHUNT}	Total shunt capacitance ^b	-	-	4	pF
	Crystal effective series resistance, 4 MHz ^{dc}	-	-	300	Ω
	Crystal effective series resistance, 6 MHz ^{dc}	-	-	200	Ω
ESR	Crystal effective series resistance, 8 MHz ^{dc}	-	-	130	Ω
ESK	Crystal effective series resistance, 12 MHz ^{dc}	-	-	120	Ω
	Crystal effective series resistance, 16 MHz ^{dc}	-	-	100	Ω
	Crystal effective series resistance, 25 MHz ^{dc}	-	-	50	Ω
DL	Oscillator output drive level ^e	-	-	OSC _{PWR}	mW

b. Crystal ESR specified by crystal manufacturer.

c. Oscillator startup time is specified from the time the oscillator is enabled to when it reaches a stable point of oscillation such that the internal clock is valid.

d. Pending characterization.

e. Maximum V_{IH} is relative to the larger of $\mathtt{V}_\mathtt{DD}$ or $\mathtt{V}_\mathtt{BAT}.$

Table 25-14. Main Oscillator Input Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
T _{START}	Oscillator startup time, when using a crystal ^f	-	-	18	ms
V _{IH}	CMOS input high level, when using an external oscillator	0.65 * V _{DD}	-	V_{DD}	V
V _{IL}	CMOS input low level, when using an external oscillator	GND	-	0.35 * V _{DD}	V
V _{HYS}	CMOS input buffer hysteresis, when using an external oscillator	150	-	-	mV
DC _{HIBOSC_EXT}	External clock reference duty cycle	45	-	55	%

a. 5 MHz is the minimum when using the PLL.

The load capacitors added on the board, C_1 and C_2 , should be chosen such that the following equation is satisfied (see Table 25-14 on page 1417 for typical values).

- C_L = load capacitance specified by crystal manufacturer
- $C_L = (C_1 C_2)/(C_1 + C_2) + C_{SHUNT}$
- C_{SHUNT} = C₀ + C_{PKG} + C_{PCB} (total shunt capacitance seen across OSC0, OSC1 crystal inputs)
- lacksquare C_{PKG} , C_{PCB} = the mutual caps as measured across the OSC0,OSC1 pins excluding the crystal.
- C₀ = Shunt capacitance of crystal specified by the crystal manufacturer

Table 25-15. Supported MOSC Crystal Frequencies^a

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL			
0x00-0x5	rese	rved			
0x06	4 MHz	reserved			
0x07	4.096 MHz	reserved			
0x08	4.9152 MHz	reserved			
0x09	5 MHz	(USB)			
0x0A	5.12	MHz			
0x0B	6 MHz	(USB)			
0x0C	6.144	MHz			
0x0D	7.3728	3 MHz			
0x0E	8 MHz	(USB)			
0x0F	8.192	MHz			
0x10	10.0 MH	z (USB)			
0x11	12.0 MHz (USB)				
0x12	12.288	3 MHz			

b. See information below table.

c. Crystal vendors can be contacted to confirm these specifications are met for a specific crystal part number if the vendors generic crystal datasheet show limits outside of these specifications.

d. Crystal ESR specified by crystal manufacturer.

e. OSC_{PWR} = (2 * pi * F_P * C_L * 2.5)² * ESR / 2. MOSC is capable of supplying over 1 mW of power. The maximum power delivered to the crystal is based on the C_L, F_P and ESR parameters of the crystal in the circuit as calculated by the OSC_{PWR} equation. Ensure that the value calculated for OSC_{PWR} does not exceed the crystal's drive-level maximum.

f. Oscillator startup time is specified from the time the oscillator is enabled to when it reaches a stable point of oscillation such that the internal clock is valid.

Table 25-15. Supported MOSC Crystal Frequencies (continued)

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL		
0x13	13.56	MHz		
0x14	14.3181	8 MHz		
0x15	16.0 MHz (rese	et value)(USB)		
0x16	16.384	l MHz		
0x17	18.0 MH	z (USB)		
0x18	20.0 MH	z (USB)		
0x19	24.0 MH	z (USB)		
0x1A	25.0 MHz (USB)			

a. Frequencies that may be used with the USB interface are indicated in the table.

25.8.6 System Clock Specification with ADC Operation

Table 25-16. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
F _{sysadc}	System clock frequency when the ADC module is operating (when PLL is bypassed). ^a	15.9952	16	16.0048	MHz

a. Clock frequency (plus jitter) must be stable inside specified range. ADC can be clocked from the PLL, directly from an external clock source, or from the PIOSC, as long as frequency absolute precision is inside specified range.

25.8.7 System Clock Specification with USB Operation

Table 25-17. System Clock Characteristics with USB Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
Jyoubb	System clock frequency when the USB module is operating (note that MOSC must be the clock source, either with or without using the PLL)	30	-	-	MHz

25.9 Sleep Modes

Table 25-18. Sleep Modes AC Characteristics^a

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	T _{WAKE_S}	Time to wake from interrupt in sleep mode ^b	-	-	2	system clocks
	T _{WAKE_DS}	Time to wake from interrupt in deep-sleep mode, using PIOSC for both Run mode and Deep-sleep mode ^{bc}	-	1.25	-	μs
		Time to wake from interrupt in deep-sleep mode, using PIOSC for Run mode and IOSC for Deep-sleep mode mode ^{cb}	-	350	-	μs
D2	T _{WAKE_PLL_DS}	Time to wake from interrupt in deep-sleep mode when using the PLL ^b	-	-	T _{READY}	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

b. Specified from registering the interrupt to first instruction.

c. If the main oscillator is used for run mode, add the main oscillator startup time, T_{START}.

25.10 Hibernation Module

The Hibernation module requires special system implementation considerations because it is intended to power down all other sections of its host device, refer to "Hibernation Module" on page 522.


Table 25-19. Hibernation Module Battery Characteristics

Parameter	Parameter Name	Min	Nominal	Max	Unit
V _{BAT}	Battery supply voltage	1.8	3.0	3.6	V
	Low battery detect voltage, VBATSEL=0x0	1.85	1.9	1.95	V
\ \/	Low battery detect voltage, VBATSEL=0x1	2.05	2.1	2.15	V
V _{LOWBAT}	Low battery detect voltage, VBATSEL=0x2	2.25	2.3	2.35	V
	Low battery detect voltage, VBATSEL=0x3	2.45	2.5	2.55	V

Table 25-20. Hibernation Module AC Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	T _{WAKE}	WAKE assertion time	100	-	-	ns
H2	T _{WAKE_TO_HIB}	$\overline{\mathtt{WAKE}}$ assert to $\overline{\mathtt{HIB}}$ desassert (wake up time)	-	-	31	μs
НЗ	T_{VDD_RAMP}	V _{DD} ramp to 3.0 V	-	Depends on characteristics of power supply	-	μs
H4	T _{VDD_CODE}	V _{DD} at 3.0 V to internal POR deassert; first instruction executes	-	-	500	μs

Figure 25-10. Hibernation Module Timing



25.11 Flash Memory and EEPROM

Table 25-21. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	100,000	-	-	cycles
T _{RET}	Data retention, -40°C to +85°C	10	-	-	years
T _{PROG64}	Program time for double-word-aligned 64 bits of data ^b	30	50	150 ^c	μs
т	Page erase time, <1k cycles endurance	2	25	-	ms
T _{ERASE}	Page erase time, 100k cycles endurance	-	-	100 ^c	ms
T _{ME}	Mass erase time, <1k cycles endurance	70	200	-	ms
	Mass erase time, 100k cycles endurance	-	-	900	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

Table 25-22. EEPROM Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
EPE _{CYC}	Number of guaranteed mass program/erase cycles of a single word before failure ^b	500,000	-	-	cycles
ET _{RET}	Data retention, -40°C to +85°C	10	-	-	years
	Program time for 32 bits of data - space available	-	110	600	μs
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer has space and less than 10% of EEPROM endurance used	-	30	-	ms
ET _{PROG}	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer has space and greater than 90% of EEPROM endurance used	-	-	900	ms
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer requires an erase and less than 10% of EEPROM endurance used	-	60	-	ms
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer requires an erase and greater than 90% of EEPROM endurance used	-	-	1800	ms
ET _{READ}	Read access time	-	4	-	system clocks
ЕТ	Mass erase time, <1k cycles endurance	70	200	-	ms
ET _{ME}	Mass erase time, 100k cycles endurance	-	-	900	ms

a. Because the EEPROM operates as a background task and does not prevent the CPU from executing from Flash memory, the operation will complete within the maximum time specified provided the EEPROM operation is not stalled by a Flash memory program or erase operation.

25.12 GPIO Module

Note: All GPIOs are 5-V tolerant, except PB0 and PB1. See "Signal Description" on page 675 for more information on GPIO configuration.

b. If programming fewer than 64 bits of data, the programming time is the same. For example, if only 32 bits of data need to be programmed, the other 32 bits are masked off.

c. The memory controller will complete the operation within this specified maximum. It is possible under extreme conditions on previous endurance cycling that a verification failure flag will be issued upon completion. In the event that this flag is generated, issue the same operation again to extend the high-voltage operation.

b. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

Table 25-23. GPIO Module Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{GPIOPU}	GPIO internal pull-up resistor	13	20	30	kΩ
R _{GPIOPD}	GPIO internal pull-down resistor	13	20	35	kΩ
1	GPIO input leakage current, V _{IN} = 3.3 V ± 10% ^a	-	-	1.0	μΑ
l _{LKG}	GPIO input leakage current, V _{IN} = 5.0 V _{IN} ± 10% ^a	-	-	60	μΑ
	GPIO Rise Time, 2-mA drive ^b		14 ^c	pending ^d	ns
_	GPIO Rise Time, 4-mA drive ^b		6 ^c	pending	ns
T _{GPIOR}	GPIO Rise Time, 8-mA drive ^b	-	4 ^c	pending	ns
	GPIO Rise Time, 8-mA drive with slew rate control		5 ^c	pending	ns
	GPIO Fall Time, 2-mA drive ^e		20 ^c	pending	ns
т	GPIO Fall Time, 4-mA drive ^e		9 ^c	pending	ns
T _{GPIOF}	GPIO Fall Time, 8-mA drive ^e	-	4 ^c	pending	ns
	GPIO Fall Time, 8-mA drive with slew rate control ^e		6 ^c	pending	ns

a. The leakage current is measured with GND or VDD applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

25.13 Analog-to-Digital Converter (ADC)

Table 25-24. ADC Electrical Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
POWER SUPF	PLY REQUIREMENTS				
V_{DDA}	ADC supply voltage	2.9	3.3	3.6	V
GNDA	ADC ground voltage	-	0	-	V
VDDA / GNDA	VOLTAGE REFERENCE				
C _{REF}	Voltage reference decoupling capacitance	-	1.0 // 0.01 ^b	-	μF
EXTERNAL VO	DLTAGE REFERENCE INPUT				
V _{REF+}	Positive external voltage reference for ADC, when VREF field in the ADCCTL register is not $0x0^c$ -	2.4	V _{DDA}	V_{DDA}	V
V _{REF-}	Negative external voltage reference for ADC, when VREF field in the ADCCTL register is not $0x0^{c}$	GNDA	GNDA	0.3	V
I _{VREF}	Current on VREF+ input, using external V _{REF+} = 3.3 V	-	330.5	440	μA
I _{LVREF}	DC leakage current on VREF+ input when external VREF disabled	-	-	2.0	μA
C _{REF}	External reference decoupling capacitance ^c	-	1.0 // 0.01 ^d	-	μF
ANALOG INPL	JT				1

b. Time measured from 20% to 80% of $\ensuremath{V_{DD}}.$

c. Preliminary, pending characterization.

d. Pending characterization.

e. Time measured from 80% to 20% of V_{DD} .

Table 25-24. ADC Electrical Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
	Single-ended, full- scale analog input voltage, internal reference ^{ef}	0	-	V _{DDA}	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Differential, full-scale analog input voltage, internal reference ^{eg}	-V _{DDA}	-	V _{VDDA}	V
V _{ADCIN}	Single-ended, full-scale analog input voltage, external reference ^{cf}	V _{REFA-}	-	V _{REFA+}	V
	Differential, full-scale analog input voltage, external reference ^{ch}	- (V _{REFA+} - V _{REFA-})	-	V _{REFA+} - V _{REFA-}	V
IL	ADC input leakage current ⁱ	-	-	2.0	μA
R _{ADC}	ADC equivalent input resistance	-	-	2.5	kΩ
C _{ADC}	ADC equivalent input capacitance	-	-	10	pF
R _S	Analog source resistance	-	-	500	Ω
SAMPLING D	YNAMICS			'	•
F _{ADC}	ADC conversion clock frequency	-	16	-	MHz
F _{CONV}	ADC conversion rate		1	-	MSPS
T _S	ADC sample time	-	250	-	ns
T _C	ADC conversion time		1	-	μs
T _{LT}	Latency from trigger to start of conversion	-	2	-	ADC clocks
SYSTEM PER	RFORMANCE ^{kl}				•
N	Resolution		12		bits
INL	Integral nonlinearity error, over full input range	-	±1.5	pending ^m	LSB
DNL	Differential nonlinearity error, over full input range	-	±0.8	±1.0	LSB
Eo	Offset error	-	±1.0	pending	LSB
E _G	Gain error ⁿ	-	±2.0	pending	LSB
E _T	Total unadjusted error, over full input range ^o	-	±3.5	pending	LSB
TEMPERATU	RE SENSOR			•	
V _{TSENS}	Temperature sensor voltage, junction temperature 25 °C	-	1.633	-	V
S _{TSENS}	Temperature sensor slope, ambient temperature40 °C to 85 °C	-	-13.3	-	mV/°C
E _{TSENS}	Temperature sensor accuracy, ambient temperature40 °C to 85 °C ^p	-	-	±5	°C

a. At ambient temperature= -40 °C to 85 °C, V_{REF} = 3.3V, F_{ADC} =16 MHz unless otherwise noted.

b. Two capacitors in parallel.

c. Assumes external filtering network between VREF+ and VREF- as shown in Figure 25-11 on page 1424. External reference noise level must be under 12bit (-74 dB) of Full Scale input, over input bandwidth, measured at VREF+ - VREF-.

d. Two capacitors in parallel.

e. Internal reference is connected directly between V_{DDA} and GNDA (VREFi = V_{DDA} - GNDA). Dynamic characteristics can not be ensured when internal reference is used due to potential high noise coupling through V_{DDA}. Use only when data can be averaged over many samples. Internal reference voltage is selected when VREF field in the **ADCCTL** register is 0x0.


f. $V_{ADCIN} = V_{INP} - V_{INN}$

g. With signal common mode as $V_{\text{DDA}}/2$.

h. With signal common mode as $(V_{REF+} + V_{REF-}/2)$.

- i. As shown in Figure 25-12 on page 1425, R_{ADC} is the total equivalent resistance in the input line all the way up to the sampling node at the input of the ADC.
- j. See "System Clock Specification with ADC Operation" on page 1419 for full ADC clock frequency specification.
- k. Low noise environment is assumed in order to obtain values close to spec. Board must have good ground isolation between analog and digital grounds, a clean reference voltage is assumed, and input signal must be bandlimited to Nyquist bandwidth. No anti-aliasing filter is provided internally.
- I. ADC static measurements taken by averaging over several samples. At least 20-sample averaging is assumed to obtain expected typical or maximum spec values.
- m. Pending characterization.
- n. Gain error is measured at max code after compensating for offset. Gain error is equivalent to "Full Scale Error." It can be given in % of slope error, or in LSB, as done here.
- o. Total Unadjusted Error is the maximum error at any one code versus the ideal ADC curve. It includes all other errors (offset error, gain error and INL) at any given ADC code.
- p. Note that this parameter does not include ADC error.

Figure 25-11. ADC External Reference Filtering






Figure 25-12. ADC Input Equivalency Diagram

25.14 Synchronous Serial Interface (SSI)

Table 25-25. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	T _{CLK_PER}	SSIC1k cycle time ^a	40	-	-	ns
S2	T _{CLK_HIGH}	SSIC1k high time	-	0.5	-	t clk_per
S3	T _{CLK_LOW}	SSIC1k low time	-	0.5	-	t clk_per
S4	T _{CLKRF}	SSIC1k rise/fall time ^b	-	4	pending ^c	ns
S5	T _{DMD}	Data from master valid delay time	0	-	1	system clocks
S6	T _{DMS}	Data from master setup time	1	-	-	system clocks
S7	T _{DMH}	Data from master hold time	2	-	-	system clocks
S8	T _{DSS}	Data from slave setup time	1	-	-	system clocks
S9	T _{DSH}	Data from slave hold time	2	-	-	system clocks

a. In master mode, the system clock must be at least twice as fast as the SSIClk; in slave mode, the system clock must be at least 6 times faster than the SSIClk.

b. Note that the delays shown are using 8-mA drive strength.

c. Pending characterization.

Figure 25-13. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 25-14. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer



1426 November 08, 2011




Figure 25-15. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

25.15 Inter-Integrated Circuit (I²C) Interface

Table 25-26, I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
I1 ^a	T _{SCH}	Start condition hold time	36	-	-	system clocks
I2 ^a	T _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	T _{SRT}	I2CSCL/I2CSDA rise time (V $_{IL}$ =0.5 V to V $_{IH}$ =2.4 V)	-	-	(see note b)	ns
I4 ^a	T _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	T _{SFT}	I2CSCL/I2CSDA fall time (V $_{IH}$ =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
I6 ^a	T _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	T _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	T _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 ^a	T _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 25-16. I²C Timing



25.16 Universal Serial Bus (USB) Controller

The Stellaris[®] USB controller electrical specifications are compliant with the *Universal Serial Bus Specification Rev. 2.0* (full-speed and low-speed support) and the *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0*. Some components of the USB system are integrated within the LM4F232H5BB microcontroller and specific to the Stellaris microcontroller design.

25.17 Analog Comparator

Table 25-27. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V_{INP}, V_{INN}	Input voltage range	GNDA	-	V_{DDA}	V
V _{CM}	Input common mode voltage range	GNDA	-	V_{DDA}	V
V _{OS}	Input offset voltage	-	±10	pending ^a	mV
I _{INP} ,I _{INN}	Input leakage current over full voltage range	-	-	2.0	μΑ
C _{MRR}	Common mode rejection ratio	-	50	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

a. Pending characterization.

Table 25-28. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DDA} /29.23	-	V
R _{LR}	Resolution low range	-	V _{DDA} /22.11	-	V
A _{HR}	Absolute accuracy high range, LSB = V _{DDA} /29.23	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range, LSB = V _{DDA} /22.11	-	-	±1/4	LSB

25.18 Current Consumption

25.18.1 Preliminary Current Consumption

The following table provides preliminary figures for current consumption while ongoing characterization is completed.

Table 25-29. Preliminary Current Consumption

Parameter	Parameter Name	Conditions	Nom	Max	Unit
	Run mode 1 (Flash	V _{DD} = 3.3 V	50	-	mA
	loop)	V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All ON			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
	Run mode 1 (SRAM	V _{DD} = 3.3 V	40	-	mA
	loop)	V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All ON			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
I _{DD_RUN}	Run mode 2 (Flash	V _{DD} = 3.3 V	30	-	mA
	loop)	V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
	Run mode 2 (SRAM	V _{DD} = 3.3 V	20	+ -	mA
	loop)	V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
		V _{DD} = 3.3 V	12	-	mA
		V _{DDA} = 3.3 V	'-		, \
		Test Configuration: Typical system configuration ^a			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
		V _{DD} = 3.3 V	4.5		mA
		V _{DDA} = 3.3 V	4.5		ША
		Test Configuration: Typical system configuration ^a			
I _{DD_SLEEP}	Sleep mode	Peripherals = All OFF			
		System Clock =16 MHz (with PIOSC) ^b			
		Temp = 25°C	0.0		
		$V_{DD} = 3.3 \text{ V}$	3.8	-	mA
		$V_{DDA} = 3.3 \text{ V}$			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All OFF			
		System Clock =1 MHz (with PIOSC/16) ^b			
		Temp = 25°C			

Table 25-29. Preliminary Current Consumption (continued)

Parameter	Parameter Name	Conditions	Nom	Max	Unit
I _{DD_DEEPSLEEP}	Deep-sleep mode	V _{DD} = 3.3 V	pending ^c	-	μA
		V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		Peripherals = All OFF			
		System Clock = IOSC30KHZ Temp = 25°C			
I _{HIB_NORTC}	Hibernate mode (external wake, RTC disabled)	V _{BAT} = 3.0 V	1.6	-	μA
		$V_{DD} = 0 V$			
	(disabled)	$V_{DDA} = 0 V$			
		Test Configuration: Typical system configuration ^a			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			
I _{HIB_RTC}	Hibernate mode (RTC	V _{BAT} = 3.0 V	1.7	-	μΑ
	enabled)	$V_{DD} = 0 V$			
		$V_{DDA} = 0 V$			
		Test Configuration: Typical system configuration ^a			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			
I _{HIB_VDD3ON}	Hibernate mode	V _{BAT} = 3.0 V	5.0	-	μΑ
	(VDD3ON mode)	V _{DD} = 3.3 V			
		V _{DDA} = 3.3 V			
		Test Configuration: Typical system configuration ^a			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			

a. Will be updated with specific details upon further characterization.

b. Note that if the MOSC is the source of the Run-mode system clock and is powered down in Sleep mode, wake time is increased by $T_{\text{MOSC_SETTLE}}$.

c. Pending characterization.

A Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
The Co	rtex-M4F	Proces	sor												
		- (see page													
.vo, type r	, , 10361	(Sco page	, , , ,				D.A	ATA							
								ATA							
R1, type F	R/W, , reset	- (see page	e 77)												
							DA	ATA							
							DA	ATA							
R2, type F	R/W, , reset	- (see page	e 77)												
							DA	ATA							
							DA	ATA							
R3, type F	R/W, , reset	- (see page	277)												
								ATA							
D4 type F	2/M roost	(000 0000	. 77)				DF	ATA							
rx⊶, type h	. vv, , 1656t	- (see page	. 11)				D/	ATA							
								ATA							
R5, type F	R/W, , reset	- (see page	e 77)												
			,				DA	ATA							
								ATA							
R6, type F	R/W, , reset	- (see page	e 77)												
							DA	ATA							
							DA	ATA							
R7, type F	R/W, , reset	- (see page	977)												
								ATA							
D0 6	NA 1	(005	. 77\				DA	ATA							
Ro, type F	√vv, , reset	- (see page	: (1)				D./	ATA							
								ATA							
R9, type F	R/W, , reset	- (see page	e 77)					•							
, ,,,,,,	,,	,	,				DA	ATA							
								ATA							
R10, type	R/W, , rese	t - (see pag	je 77)												
							DA	ATA							
							DA	ATA							
R11, type	R/W, , rese	t - (see pag	je 77)												
								ATA							
D42 4	D/M	. (oca ====	10.77)				D/	ATA							
K12, type	r./vv, , rese	t - (see pag	je //)				D/	ATA							
								ATA							
SP, type F	R/W, , reset	- (see page	78)												
- ,,		, 1-3-	,				S	SP.							
								SP.							
LR, type F	R/W, , reset	0xFFFF.FF	FF (see pag	ge 79)											
							LI	NK							
							LI	NK							
PC, type I	R/W, , reset	- (see page	e 80)												
								C							
							P	C							

	1		1	ı						I					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R/W, , rese				10:	/ IT	TI					I			
N	Z	C	/ IT	Q	ici	/ IT	THUMB				ISD	 NUM	G	E .	
DDIMVER	K, type R/W,			200 nago 0	5)						ISK	NOINI			
I KINIASK	, type R/VV,	, reset uxt		oce page o	J)										
															PRIMASK
FAULTMA	ASK, type R	/W reset	0x0000.000	0 (see pag	e 86)										1 1 11111111111111
	, .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,													
															FAULTMASK
BASEPRI	, type R/W,	, reset 0x0	000.0000 (s	ee page 87	7)										
									BASEPRI						
CONTRO	L, type R/W	, , reset 0x	0000.0000	see page 8	38)										
													FPCA	ASP	TMPL
	oe R/W, , res														
N	Z	С	V		AHP	DN	FZ		IODE						
								IDC			IXC	UFC	OFC	DZC	IOC
	-M4 Peri														
	Timer () Registe	ers											
	E000.E000														
STCTRL,	type R/W, o	ffset 0x01	0, reset 0x0	000.0004								I			0011117
													CLK_SRC	INTEN	COUNT
STRELO	AD, type R/V	N offeet O	v014 rosot										CLI_SI\C	INTLIN	LINABLL
STREEOF	AD, type K/V	v, onset o	KU 14, 1656t	-							RFI	OAD			
							RELO	DAD			1122	.071.0			
STCURRE	ENT, type R	/WC, offse	t 0x018, res	et -											
	, ,,										CUR	RENT			
							CURF	RENT							
Cortex-	-M4 Peri	oherals													
			upt Cont	roller (N	IVIC) Reg	isters									
	E000.E000		•	`	, ,	•									
EN0, type	R/W, offse	t 0x100, re	set 0x0000.	0000											
							IN	Т							
							IN	Т							
EN1, type	R/W, offse	t 0x104, re	set 0x0000.	0000											
							IN								
							IN	T							
EN2, type	R/W, offse	t 0x108, re	set 0x0000.	0000											
							IN								
ENO :	D/M "	. 0400		2000			IN	11							
EN3, type	R/W, offse	t UX10C, re	set ux0000	.0000			ja i	т							
							IN								
FN4 tupo	R/W, offse	f 0v110 ra	sat Nynnna	0000			IIN								
∟іч4, гуре	AVV, UIISE	. UA I IU, FE	361 UXUUUU.	0000											
													IN	Т	
DIS0. tvn	e R/W, offse	et 0x180. re	eset Oxnonn	.0000											
, typt							IN	T							
							IN								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	R/W, offse		set 0x0000	.0000								1			
							I	NT							
							I	NT							
DIS2, type	R/W, offse	t 0x188, re	set 0x0000	.0000											
								NT							
DIS2 tune	DAM office	40-400		2 0000			I	NT							
DIS3, type	R/W, offse	t ux18C, re	eset 0x0000	J.0000				NT							
								NT							
DIS4, type	R/W, offse	t 0x190, re	set 0x0000	.0000											
													i II	NT	
PEND0, ty	pe R/W, off	set 0x200,	reset 0x00	00.000											
								NT							
DENE ()	D#4 **			.00.0000			- I	NT							
PENU1, ty	pe K/W, off	set ux204,	reset 0x00	000.000			11	NT							
								NT							
PEND2, ty	pe R/W, off	set 0x208,	reset 0x00	00.000											
							II.	NT							
							I	NT							
PEND3, ty	pe R/W, off	set 0x20C	, reset 0x00	000.000											
								NT							
							I	NT							
PEND4, ty	pe R/W, off	set 0x210,	reset 0x00	000.0000											
														NT	
UNPENDO	. type R/W.	offset 0x2	80, reset 0	×0000.0000)									141	
J	, ., po ,	0.1001 0.12	,		<u>* </u>		II II	NT							
							II	NT							
UNPEND1	, type R/W,	offset 0x2	84, reset 0:	x0000.0000)										
							II.	NT							
							- I	NT							
UNPEND2	, type R/W,	offset 0x2	88, reset 0	x0000.0000)										
								NT NT							
UNPEND3	. type R/W	offset 0x2	8C, reset 0	x0000.000	0			11							
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		-			NT							
								NT							
UNPEND4	, type R/W,	offset 0x2	90, reset 0:	x0000.0000)										
													ll .	NT	
ACTIVE0,	type RO, o	ffset 0x300), reset 0x0	000.0000											
								NT NT							
ACTIVE1	tyne PO o	ffeet Nv2N/	I, reset 0x0	000 0000			II.	N I							
AVIIVE1,	., pe 1.0, 0		, 16361 UAU	JJU.JUUJ				NT							
								NT							
ACTIVE2,	type RO, o	ffset 0x308	3, reset 0x0	000.0000											
							I	NT							
								NT							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
		offset 0x300						l							
							IN	NT.							
							IN	IT.							
ACTIVE4,	type RO, c	offset 0x310	, reset 0x0	000.0000											
													l!	NT	
PRI0, type	e R/W, offs	et 0x400, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI1, type		et 0x404, re	set 0x0000	0.0000								1			
	INTD								INTC						
DD10 /	INTB								INTA						
PRI2, type		et 0x408, re	set 0x0000	1.0000				I	INTO			1			
	INTD								INTC						
PRI3 fund		et 0x40C, re	set Oxnon	0.0000					11417						
, typt	INTD	J. VA-00, 16							INTC						
	INTB								INTA						
PRI4, type	e R/W, offse	et 0x410, re	set 0x0000	0.0000				l							
	INTD								INTC						
	INTB								INTA						
PRI5, type	e R/W, offse	et 0x414, re	set 0x0000	0.0000								•			
	INTD								INTC						
	INTB								INTA						
PRI6, type	e R/W, offse	et 0x418, re	set 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI7, type		et 0x41C, re	set 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI8, type		et 0x420, re	set 0x0000	1.0000				I	11.170						
	INTD								INTC						
DDIQ type		et 0x424, re	sot Ov0000	0000					INIA						
PKIS, type	INTD	et ux424, re	Set oxooot						INTC						
	INTB								INTA						
PRI10. tvi		set 0x428, r	eset 0x000	0.0000				l							
-, 31	INTD								INTC						
	INTB								INTA						
PRI11, typ	pe R/W, offs	set 0x42C, r	eset 0x000	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI12, typ	pe R/W, offs	set 0x430, r	eset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI13, typ		set 0x434, r	eset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI14, typ		set 0x438, r	eset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRI15, typ	oe R/W, offs	et 0x43C,	reset 0x00	00.0000				•							
	INTD								INTC						
	INTB								INTA						
PRI16, typ	oe R/W, offs	et 0x440,	reset 0x00	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI17, typ	oe R/W, offs	et 0x444,	reset 0x00	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI18, typ	oe R/W, offs	et 0x448,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI19, typ	oe R/W, offs	et 0x44C,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI20, typ	oe R/W, offs	et 0x450,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI21, typ	oe R/W, offs	et 0x454,	reset 0x00	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI22, typ	oe R/W, offs	et 0x458,	reset 0x00	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI23, typ	oe R/W, offs	et 0x45C,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI24, typ	oe R/W, offs	et 0x460,	reset 0x00	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI25, typ	oe R/W, offs	et 0x464,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI26, typ	oe R/W, offs	et 0x468,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI27, typ	oe R/W, offs	et 0x46C,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI28, typ	oe R/W, offs	et 0x470,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI29, typ	oe R/W, offs	et 0x474,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI30, typ	oe R/W, offs	et 0x478,	reset 0x00	00.000											
	INTD								INTC						
	INTB								INTA						
PRI31, typ	oe R/W, offs	et 0x47C,	reset 0x00	00.0000				•							
	INTD								INTC						
								1	INTA						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRI32, typ		set 0x480, r	eset 0x000	0.0000				I							
	INTD								INTC						
	INTB								INTA						
SWIRIG,	type wo, o	offset 0xF00), reset uxu	1				I							
											INI	 TID			
•											IIN	טוו			
System	-M4 Peri _l Contro 5000.E000	l Block (SCB) Re	gisters											
		fset 0x008,	reset 0x00	000.0000											
,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
						DISOOFP	DISFPCA						DISFOLD	DISWBUF	DISMCYC
CPUID, ty	pe RO, offs	set 0xD00, i	reset 0x410	F.C241											
- , ,	,	,		ИP					VA	AR			C	ON	
					PAR	RTNO			•					EV	
INTCTRL.	type R/W.	offset 0xD0	04, reset 0x	0000.0000											
NMISET	,		1	UNPENDSV	PENDSTSET	PENDSTCLR		ISRPRE	ISRPEND				VEC	PEND	
	VECI	PEND		RETBASE							VEC	CACT			
VTABLE,	type R/W, o	offset 0xD0	8, reset 0x(0000.0000											
		BASE							OFFSET						
		OFF	SET												
APINT, typ	pe R/W, offs	set 0xD0C,	reset 0xFA	05.0000				ı				1			
							VEC.	TKEY							
ENDIANESS						PRIGROUF	•						SYSRESREQ	VECTCLRACT	VECTRESET
SYSCTRL	, type R/W,	offset 0xD	10, reset 0:	x0000.0000											
											SEVONPEND		SLEEPDEEP	SLEEPEXIT	
CFGCTRL	, type R/W	, offset 0xD	14, reset 0	x0000.0200)										
						STKALIGN	BFHFNMIGN				DIV0	UNALIGNED		MAINPEND	BASETHR
SYSPRI1,	type R/W,	offset 0xD1	8, reset 0x	0000.0000											
									USAGE						
	BUS	1							MEM						
SYSPRI2,	type R/W,	offset 0xD1	C, reset 0x	0000.0000											
	SVC														
SYSPRI3,	type R/W,	offset 0xD2	20, reset 0x	0000.0000											
	TICK								PENDSV						
									DEBUG						
SYSHNDO	CTRL, type	R/W, offset	0xD24, res	set 0x0000.	0000										
													USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	AT, type R/\	W1C, offset	0xD28, res	set 0x0000.	0000										
						DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDEF
BFARV		BLSPERR	BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV		MLSPERR	MSTKE	MUSTKE		DERR	IERR
HFAULTS	TAT, type R	R/W1C, offs	et 0xD2C, ı	reset 0x000	0.0000	1	1								
DBG	FORCED														
														VECT	
MMADDR	, type R/W.	offset 0xD	34, reset -											1	
							AD	DR							
								DR							

24	20	20	20	27	00	0.5	24	20	00	04	20	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
			0xD38, reset					<u> </u>					_		-
							ADI	DR							
							ADI	DR							
	M4 Perip														
		ion Uni	t (MPU) F	Register	's										
	000.E000														
MPUTYPE,	type RO, c	ffset 0xD	90, reset 0x	0080.0800											
			DREG	CION							IRE	GION I			SEPARAT
MDLICTPI	type P/M	offeet Ovi	DREC D94, reset 0		n										SEFARAII
IVII OOTKE,	, type itit,	Oliget OXI	754, 16361 0	A0000.000											
													PRIVDEFEN	HFNMIENA	ENABLE
MPUNUMB	BER, type R	/W, offset	0xD98, res	et 0x0000.	0000										
	,														
														NUMBER	
MPUBASE	, type R/W,	offset 0xl	D9C, reset 0	x0000.000	0								-		
							ADI	DR							
					ADDR						VALID			REGION	
MPUBASE	1, type R/W	, offset 0	xDA4, reset	0x0000.00	000										
							ADI	DR							
					ADDR						VALID			REGION	
MPUBASE	2, type R/W	, offset 0:	xDAC, reset	0x0000.00	000										
					ADDR		ADI	DR			VALID			DECION	
MDIIBASE	3 tupo P/M	offeet O	xDB4, reset	0~0000 00							VALID			REGION	
WIFUBASE	s, type K/W	, onset o	XDD4, Teset	0x0000.00	100		ADI	DR .							
					ADDR		7.0.				VALID			REGION	
MPUATTR,	type R/W,	offset 0xE	DA0, reset 0	×0000.000	0										
			XN			AP					TEX		S	С	В
			SF	RD								SIZE			ENABLE
MPUATTR	1, type R/W	, offset 0x	DA8, reset	0x0000.00	00										
			XN			AP					TEX		S	С	В
			SF	RD								SIZE			ENABLE
MPUATTR	2, type R/W	, offset 0x	DB0, reset	0x0000.00	00										
			XN			AP					TEX		S	С	В
			SF									SIZE			ENABLE
MPUATTR	3, type R/W	, offset 0x	DB8, reset	0x0000.00	00										I
			XN	ND.		AP					TEX	0175	S	С	В
			SF	KD								SIZE			ENABLE
	M4 Perip		U) D												
	j-Point U 000.E000	nit (FP	U) Regis	ters											
		ot 0×D88	reset 0x000	0.0000											
CFAC, type	e IV. VV, OIIS	it uxboo,	Teset 0x000	0.0000				C	P11	CF	P10				
										31					
FPCC, type	R/W, offse	t 0xF34. ı	reset 0xC00	0.0000											
ASPEN	LSPEN	,													
							MONRDY		BFRDY	MMRDY	HFRDY	THREAD		USER	LSPACT
FPCA, type	R/W, offse	t 0xF38, ı	reset -							-	1				
							ADDF	RESS							
						ADDRESS	3								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
FPDSC, ty	/pe R/W, of	fset 0xF3C	, reset 0x00	000.0000	1	1						ı						
					AHP	DN	FZ	RM	ODE									
_	Control 100F.E000																	
DID0, type	RO, offse	t 0x000, res	set - (see pa	age 237)														
		VER						CLASS										
			MA	JOR							MIN	IOR						
DID1, type	RO, offse	t 0x004, res	set - (see pa	age 239)														
	VE	ΞR			F	AM					PAR	TNO						
	PINCOUNT	-							TEMP		Pł	(G	ROHS	QL	JAL			
DC0, type	RO, offset	0x008, res	et 0x007F.0	007F (see p	age 241)						1			1				
							SRA	MSZ										
							FLAS	SHSZ										
DC1, type	RO, offset	0x010, res	et 0x1333.2	2FFF (see p	age 242)													
, ,,	,	,	WDT1			CAN1	CAN0			PWM1	PWM0			ADC1	ADC0			
	MINS	YSDIV		MAXAE	C1SPD		C0SPD	MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD	JTAG			
DC2, type			et 0x070F.F															
202, 19 po	EPI0	CXC : 1, 100	1280		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0			
I2C1HS	I2C1	I2C0HS	12C0		OOWII Z	QEI1	QEI0			SSI1	SSI0	THILLIA	UART2	UART1	UART0			
			et 0xBFFF.	FFFF (SAA)	nage 248)	4 2	Q2.0			00	00.0		0, 11,12	0,	0,			
32KHZ	ito, onset	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0			
PWMFAULT	C2O		C2MINUS	C10		C1MINUS	COO	COPLUS		PWM5	PWM4	PWM3	PWM2	PWM1	PWM0			
						CIVIIIVOS	000	COFLOS	Colvill	FWWIS	r vvivi 4	FVVIVIS	FVVIVIZ	FVVIVII	FVVIVIO			
DC4, type		UXUTC, res	set 0x0004.	FIFF (See	Jage 252)		E4500					I	DIOAL					
0007	EPHY0	LIDMA	EMAC0				E1588	ODIOLI	OPIOO	ODIOE	ODIOE	ODIOD	PICAL	ODIOD	ODIOA			
CCP7	CCP6	UDMA	ROM				GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA			
DC5, type	RO, offset	0x020, res	et 0x0F30.0			1				1								
				PWMFAULT3	PWMFAULT2	PWMFAULT1	PWMFAULT0				PWMESYNC							
								PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0			
DC6, type	RO, offset	0x024, res	et 0x0000.0	0013 (see p	age 257)							ı						
											USB0PHY			US	SB0			
DC7, type	RO, offset	0x028, res	et 0xFFFF.	FFFF (see p	page 258)													
	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16			
DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH0			
DC8, type	RO, offset	0x02C, res	et 0xFFFF.	FFFF (see	page 261)													
						ADC1AIN9		ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2		ADC1AIN0			
ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0			
PBORCTL	, type R/W	, offset 0x0	30, reset 0	x0000.0000	(see page	264)												
														BORIOR				
SRCR0, ty	pe RO, off	set 0x040,	reset 0x000	00.0000 (se	e page 265)												
			WDT1			CAN1	CAN0				PWM0			ADC1	ADC0			
									HIB			WDT0						
SRCR1, ty	pe RO, off	set 0x044,	reset 0x000	00.0000 (se	e page 267)												
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0			
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0			
SRCR2, ty	pe RO, off	set 0x048,	reset 0x000	00.0000 (se	e page 270)												
-															USB0			
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA			
RIS, type	RO, offset	0x050, rese	et 0x0000.0	000 (see pa	age 272)													
, ,,,				, , , , ,	,													
							MOSCPUPRIS	USBPLLLRIS	PLLLRIS			MOFRIS		BORRIS				
														, 				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMC, type	R/W, offset	t 0x054, res	et 0x0000.	0000 (see p	age 274)										
							MOSCPUPIM	USBPLLLIM	PLLLIM			MOFIM		BORIM	
MISC, type	e R/W1C, o	ffset 0x058	, reset 0x0	000.0000 (s	see page 27	(6)									
							MOSCPUPMIS	USBPLLLMIS	PLLLMIS			MOFMIS		BORMIS	
RESC, typ	e R/W, offs	set 0x05C, i	reset - (see	page 278)				1							
															MOSCFAIL
										WDT1	SW	WDT0	BOR	POR	EXT
RCC, type	R/W, offse	et 0x060, re	set 0x078E	.3D51 (see	page 280)				I						
		BIMBBN		ACG		SYS	SDIV		USESYSDIV	000	USEPWMDIV		PWMDIV	1000010	MOOODIO
		PWRDN		BYPASS			XTAL			OSC	SRC			IOSCDIS	MOSCDIS
GPIOHBC	TL, type R/	W, offset 0	x06C, rese	t 0x0000.7E	E00 (see pa	ge 285)		I							
	DCD=2	DCD==	DCD=::	DCD=::	DCD=:	DCD=::	DCD=:	DCD=::	DCD=2	DCD==	DCD==	DCD==	Depart	DCD==	DOC=1
	PORTQ	PORTP	PORTN	PORTM	PORTL	PORTK	PORTJ	PORTH	PORTG	PORTF	PORTE	PORTD	PORTC	PORTB	PORTA
		et 0x070, r	eset 0x07C	0.6810 (see											
USERCC2		DIMPETE		DVC*CC	SYS	DIV2			SYSDIV2LSB	00000					
		PWRDN2		BYPASS2						OSCSRC2					
MOSCCTL	∟, type R/W	, offset 0x0	7C, reset 0	0x0000.0000	(see page	292)		1							
													NOXTAL	MOSCIM	CVAL
RCGC0, ty	ype RO, off ⊤	set 0x100,		00.0040 (se	e page 293			ı							
			WDT1			CAN1	CAN0				PWM0			ADC1	ADC0
				MAXAD			COSPD		HIB			WDT0			
RCGC1, ty	ype RO, off	set 0x104,	reset 0x00	00.0000 (se				ı							ı
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
RCGC2, ty	ype RO, off ⊤	set 0x108,	reset 0x00	00.0000 (se	e page 300)		ı				ı			
		LIDAAA					ODIO I	ODIOLI	ODIOO	ODIOE	00105	ODIOD	00100	ODIOD	USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC0, ty	ype RO, off ⊤	set 0x110, i		00.0040 (se	e page 303)			ı							
			WDT1			CAN1	CAN0				PWM0			ADC1	ADC0
									HIB			WDT0			
SUGC1, ty	ype KO, off	set ux114,	reset 0x000	00.0000 (se			001177					TIME	TIL 1000	TIL 100 1	TIMES
	1204		1200		COMP2	COMP1	COMP0			0014	0010	TIMER3	TIMER2	TIMER1	TIMER0
00000	12C1		12C0	20.0000 /		QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
SCGC2, ty	pe RO, off	set 0x118, i	reset 0x000	00.0000 (se	e page 310))									11075
		LIDMA					CDICI	CDICII	CDICC	CDICE	CDICE	CDICD	CDICC	CDICD	USB0
DOCCO		UDMA		00.0015		`	GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC0, ty	ype RO, off	set 0x120,		00.0040 (se	e page 313		04:::				DIA			450	45.55
			WDT1			CAN1	CAN0		LUD		PWM0	MIDTO		ADC1	ADC0
DOOC!	DO			00.0000 /		`			HIB			WDT0			
DCGC1, ty	ype RO, off	set 0x124,	reset 0x00	00.0000 (se			001125					TIMESS	TIMEDS	TIMED:	TIMEDO
	1001		1000		COMP2	COMP1	COMP0			0011	0010	TIMER3	TIMER2	TIMER1	TIMER0
2000	I2C1		12C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
DCGC2, ty	ype RO, off	set 0x128,	reset 0x00	00.0000 (se	e page 320)									11077
							00:0:	00:2::	00:00	00:00	00:00	00:00	00:00	00:00	USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DSLPCLK	CFG, type	R/W, offset	0x144, res	set 0x0780.											
					DSDIV	ORIDE				20022					
									1	DSOSCSRO	į				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSPRO	P, type RO,	offset 0x14	4C, reset 0x	k0000.1D31	I (see page	325)						l			
															FPU
PIOSCCA	L, type R/W	/, offset 0x	150, reset	0x0000.000	00 (see pag	e 326)									
UTEN															
						CAL	UPDATE					UT			
PIOSCST	AT, type RO	, offset 0x	154, reset (0x0000.004	(see page	9 328)									
												DT			
							SULT					СТ			
PLLFRE	Q0, type RO	, offset Ux1	160, reset 0	X0000.003	2 (see page	329)						I	ME	240	
		ME	RAC							MI	NT		IVIF	RAC	
DI I EREC	Q1, type RO			×0000 000	1 (see nage	330)				IVII	141				
I LLI IXLX	gr, type ito	, onset ox	104, 16361 0		(see page	330)									
					Q								N		
PLLSTAT	type RO, o	ffset 0x168	B, reset 0x0	0000.0000 (31)					1				
	. ,														
															LOCK
DC9, type	e RO, offset	0x190, res	et 0x00FF.	00FF (see p	page 332)										
								ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC0
								ADC0DC7	ADC0DC6	ADC0DC5	ADC0DC4	ADC0DC3	ADC0DC2	ADC0DC1	ADC0DC0
NVMSTA	T, type RO,	offset 0x1A	NO, reset 0x	0000.0001	(see page	334)									
															FWB
PPWD, ty	pe RO, offs	et 0x300, r	eset 0x000	0.0003 (see	e page 335)	1		1				ı			
														5 4	
		FF 4 0 00			, ,	100								P1	P0
PPTIMER	k, type RO, c	offset 0x30	4, reset 0x	0000.003F	(see page 3	36)						1			
										P5	P4	P3	P2	P1	P0
PPGPIO	type RO, of	fset Ox3O8	reset 0x0	 	see nage 33	18)				13		1 1 3	12		10
11 01 10,	type ito, or	1361 02300	, 16361 020		see page of	,6)									
	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
PPDMA,	type RO, off	set 0x30C	, reset 0x00	000.0001 (s	ee page 34	1)		1				l			
<u> </u>						, 									
															P0
PPHIB, ty	pe RO, offs	et 0x314, r	eset 0x000	0.0001 (se	e page 342)									
															P0
PPUART,	type RO, of	fset 0x318	, reset 0x0	000.00FF (see page 34	13)									
								P7	P6	P5	P4	P3	P2	P1	P0
PPSSI, ty	pe RO, offs	et 0x31C, ı	reset 0x000	00.000F (se	e page 345)		1				ı			
												DC.	DC	D4	D.C
DDIGG :	DC	-4.0600		0.000= /								P3	P2	P1	P0
PPIZC, ty	pe RO, offs	et UX320, r	eset 0x000	U.UU3F (See	e page 347)							I			
										P5	P4	P3	P2	P1	P0
DDIIGD 4	ype RO, off	eat Av220	reset fund	00 0004 /c-	nage 240	2)				L9	F4	۲۵	F2	r I	70
. FU3D, I	ype NO, on	JUL UKJ20,	16961 UXUU	(Se	Le page 348	')									
															P0
															. 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PPCAN, ty	ype RO, of	fset 0x334,	reset 0x00	00.0003 (se	e page 350))									
														P1	P0
PPADC, ty	ype RO, off	set 0x338,	reset 0x000	00.0003 (see	e page 351)										
														P1	P0
PPACMP,	type RO, o	ffset 0x330	C, reset 0x0	000.0001 (s	ee page 35	2)									-
															P0
PPPWM, t	type RO, of	fset 0x340.	reset 0x00	00.0003 (se	e page 353)									-
,					1,13111	<u>, </u>									
														P1	P0
PPOFI tv	ne RO offs	et Ox344 r	eset OxOOO	0.0003 (see	nage 354)										
i i QLi, ty	po ivo, one			0.0000 (000	page 00-1)										
														P1	P0
DDEEDDO	M tune Di	2 offeet 0v	250	>-0000 000	1 /222 222	255)								'''	10
PPEEPRO	JWI, type K	J, onset ux	358, reset (0x0000.000	i (see page	355)		1							
															Do
															P0
PPWTIME	R, type RC), offset 0x	35C, reset (x0000.003F	(see page	356)									
										P5	P4	P3	P2	P1	P0
SRWD, ty	pe R/W, off	set 0x500,	reset 0x000	00.0000 (see	e page 358)										
														R1	R0
SRTIMER	, type R/W,	offset 0x5	04, reset 0x	0000.0000	(see page 3	60)									
										R5	R4	R3	R2	R1	R0
SRGPIO, 1	type R/W, o	offset 0x50	8, reset 0x0	000.0000 (s	ee page 36	2)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
SRDMA, t	ype R/W, o	ffset 0x500	C, reset 0x0	000.000 (s	ee page 36	5)									
															R0
SRHIB, ty	pe R/W, of	set 0x514,	reset 0x00	00.0000 (se	e page 366)	1									
															R0
SRUART,	type R/W,	offset 0x51	8, reset 0x0	000.0000 (see page 36	57)									
-															
								R7	R6	R5	R4	R3	R2	R1	R0
SRSSI. tvi	pe R/W. off	set 0x51C	reset 0x00	00.0000 (se	e page 369))		1	-	-					
5.100i, ty	F 3				- pago 000)										
												R3	R2	R1	R0
SBI2C 4	ne P/M off	eat Overn	reset Over	0.0000 (see	nage 271\							110	112	13.1	110
JRIZU, IY	Pe R/WW, OTT	əet UX3∠U,	reset uxuut	(SE	paye 3/1)										
										D.C.	D4	D0	DO	D4	D0
001100										R5	R4	R3	R2	R1	R0
SRUSB, ty	ype R/W, o	rtset 0x528	, reset 0x00	00.0000 (se	ee page 373	5)									
															R0
SRCAN, t	ype R/W, o	ffset 0x534	, reset 0x00	000.0000 (se	ee page 374	1)									
														R1	R0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	ype R/W, of										·		_	·	
,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		l page a	1									
														R1	R0
SRACMP,	type R/W, o	offset 0x53	BC, reset 0x	0000.0000	(see page	378)						ı			
															R0
SRPWM, t	type R/W, o	ffset 0x54	0, reset 0x0	000.0000 (see page 3	79)									
														R1	R0
SRQEI, ty	pe R/W, off	set 0x544,	reset 0x00	00.0000 (se	e page 38	1)						ı			
						200)								R1	R0
SKEEPKU	OM, type R/	vv, oπset υ	x558, reset	UXUUUU.UU 	uu (see pa	ge 383)									
															R0
SRWTIME	R, type R/V	V. offset N	x55C. reset	0x0000 000	00 (see nad	ne 384)									110
	, ., ,	., 5501 0/	, 10061		z (ooc pa	5- 001)									
										R5	R4	R3	R2	R1	R0
RCGCWD	, type R/W,	offset 0x6	00, reset 0	k0000.0000	(see page	386)						ı			-
														R1	R0
RCGCTIM	IER, type R	/W, offset	0x604, rese	t 0x0000.00	000 (see pa	age 387)									
										R5	R4	R3	R2	R1	R0
RCGCGPI	IO, type R/V	V, offset 0	x608, reset	0x0000.000	00 (see pag	je 389)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
RCGCDM	A, type R/W	/, offset 0x	60C, reset	0x0000.000	o (see pag	je 392)		1							
															R0
PCCCUIR	s, type R/W,	offeet Ove	14 reset 0	V0000 0001	(see page	3037									RU
ROGOTIID	, type K/vv,	Oliset uxu	14, 16561 02		(see page	393)									
															R0
RCGCUAF	RT, type R/\	N. offset 0	x618. reset	0x0000.00	00 (see pad	ne 394)									
	7 31 -	,				,									
								R7	R6	R5	R4	R3	R2	R1	R0
RCGCSSI,	, type R/W,	offset 0x6	1C, reset 0:	x0000.0000	(see page	396)									
												R3	R2	R1	R0
RCGCI2C,	, type R/W,	offset 0x6	20, reset 0x	0000.0000	(see page	398)									
										R5	R4	R3	R2	R1	R0
RCGCUSE	B, type R/W	, offset 0x	628, reset 0	0x0000.000	(see page	e 400)									
															D.
DOCOO!	N from = D/2		624 #=====	220000 000	0 (005 ===	2 404)									R0
RUGUCAN	N, type R/W	, orrset Ux	o34, reset (JXUUUU.UU0 	u (see pag	e 401)									
														R1	R0
RCGCADO	C, type R/W	l offeet no	638 reset (2×0000 000	n (see nage	e 402)								13.1	110
	o, type tow	, onset ux	ooo, reset (o (ace pay	702)									
														R1	R0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RCGCAC	MP, type R/	W, offset 0	x63C, reset	t 0x0000.00	00 (see pag	ge 403)									
															R0
RCGCPW	/M, type R/V	V, offset 0x	640, reset	0x0000.000	0 (see page	e 404)									
														R1	R0
RCGCQE	I, type R/W,	offset 0x6	44, reset 0	k0000.0000	(see page	405)									
														R1	R0
RCGCEE	PROM, type	R/W, offse	et 0x658, re	set 0x0000	.0000 (see	page 406)									
															R0
RCGCWT	IMER, type	R/W, offse	t 0x65C, re	set 0x0000.	0000 (see	page 407)									
										R5	R4	R3	R2	R1	R0
SCGCWD	, type R/W,	offset 0x7	00, reset 0x	0000.0000	(see page	409)									
														S1	S0
SCGCTIM	IER, type R	W, offset 0	x704, rese	t 0x0000.00	00 (see pa	ge 410)									
										S5	S4	S3	S2	S1	S0
SCGCGP	IO, type R/V	V, offset 0x	708, reset	0x0000.000	0 (see page	e 412)									
	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
SCGCDM	A, type R/W	, offset 0x	70C, reset	0x0000.000	0 (see page	e 415)									
															S0
SCGCHIE	3, type R/W,	offset 0x7	14, reset 0>	(0000.0001	(see page	416)									
															S0
SCGCUA	RT, type R/V	V, offset 0	(718, reset	0x0000.000	0 (see pag	e 417)									
								S7	S6	S5	S4	S3	S2	S1	S0
SCGCSSI	I, type R/W,	offset 0x7	1C, reset 0x	k0000.0000	(see page	419)									-
												S3	S2	S1	S0
SCGCI2C	, type R/W,	offset 0x72	20, reset 0x	0000.0000	(see page 4	121)									
										S5	S4	S3	S2	S1	S0
SCGCUS	B, type R/W	, offset 0x7	728, reset 0	x0000.0000	(see page	423)									-
															S0
SCGCCA	N, type R/W	, offset 0x	734, reset 0	x0000.0000	(see page	424)									-
														S1	S0
SCGCAD	C, type R/W	, offset 0x	738, reset 0	x0000.0000	(see page	425)								1	
														S1	S0
SCGCAC	MP, type R/\	N, offset 0	x73C, reset	0x0000.00	00 (see pad	ge 426)								1	
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,,,,,,		(F-0;	, ,,									
															S0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCGCPW	M, type R/W	/, offset 0x	740, reset (0x0000.000	0 (see page	e 427)									
														S1	S0
SCGCQEI	I, type R/W,	offset 0x7	44, reset 0x	k0000.0000	(see page	428)									
														S1	S0
SCGCEE	PROM, type	R/W, offse	et 0x758, re	set 0x0000	.0000 (see	page 429)									
		D				400)									S0
SCGCWI	IMER, type	R/W, offse	t UX/5C, re	set uxuuuu. 	.0000 (see	page 430)									
										S5	S4	S3	S2	S1	S0
DCGCWD	, type R/W,	offeet Ov8	OO reset Ox	/0000 0000	(see page	132)				- 33	34	33	32	31	30
DOGGNID	, type law,	Oliset Oxo	00, 16361 07		(see page -	132)									
														D1	D0
DCGCTIM	IER, type R/	W, offset (0x804, rese	t 0x0000.00	000 (see pa	ge 433)								1	
						,									
										D5	D4	D3	D2	D1	D0
DCGCGP	IO, type R/V	V, offset 0x	(808, reset	0x0000.000	00 (see page	e 435)									
	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
DCGCDM	A, type R/W	, offset 0x	80C, reset	0x0000.000	0 (see page	e 438)									
															D0
DCGCHIB	s, type R/W,	offset 0x8	14, reset 0	x0000.0001	(see page	439)									
															D0
DCGCUA	RT, type R/V	V, offset 0	x818, reset	0x0000.000	00 (see pag	e 440)									
								D7	D6	D5	D4	D3	D2	D1	D0
DCCCSSI	, type R/W,	officet Ove	1C recet 0	×0000 0000	(200 200	442)		וטו	De	סט	D4	D3	DZ	וט	DU
Degessi	, type K/vv,	Oliset UXU	TO, Teset of		(see page	442)									
												D3	D2	D1	D0
DCGCI2C	, type R/W,	offset 0x8	20. reset 0x	(0000.0000	(see page 4	144)									
	, ,				(,									
										D5	D4	D3	D2	D1	D0
DCGCUSI	B, type R/W	, offset 0x	828, reset 0)x0000.000) (see page	446)								1	
															D0
DCGCCA	N, type R/W	, offset 0x	834, reset 0	0x0000.000	(see page	447)									
														D1	D0
DCGCAD	C, type R/W	, offset 0x	838, reset 0	0x0000.000	(see page	448)									
														D1	D0
DCGCAC	MP, type R/\	N, offset 0	x83C, reset	t 0x0000.00	00 (see pa	ge 449)									
															DC
DOCODY	M 4 m = D.	1 affe - 4 ^	.040	00000 000	0 (005 ==	450)									D0
DCGCPW	M, type R/V	v, oπset θx	ko4U, reset	UXUUUU.000	v (see page	± 45U)									
														D1	D0
														וט	טט

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCGCQEI	I, type R/W,	offset 0x8	44, reset 0	k0000.0000	(see page	451)		1							
														D1	DO
DOODEE	DDOM 6	D04 -#-	-4 0050		0000 /	450)								D1	D0
DCGCEE	PROM, type	R/VV, Oπse	et ux858, re	set 0x0000	.uuuu (see	page 452)						I			
															D0
DOCOME	MED 4	D/M -#	4.0-050		0000 /	450)									DU
DCGCWI	lwER, type	K/VV, OTTSE	t ux85C, re	set 0x0000.	oooo (see	page 453)						I			
										D5	D4	D3	D2	D1	D0
DCWD 6v	no B/M off	aat 0×000	rooot 0v000	00.0003 (see	2 222 455	\				D3	D4	D3	DZ	Di	DU
FCVVD, ty	pe K/vv, on	Set uxsuu,	Teset uxuut	00.0003 (Se	e page 455)									
														P1	P0
DCTIMED	tupo P/M	offeat 0v9	04 rosot Ov	0000.003F	(see page	157)								FI	FU
FOIMER	, type K/vv,	Oliset uxs	04, 1656t 0A		(see page	+37)									
										P5	P4	P3	P2	P1	P0
PCGPIO 1	type R/W o	ffset Ovgos	8. reset 0v0	000.7FFF (s	see page 4	60)					1.7				
. 55, 10, 1	., po 10 vv, 0		., 10361 UXU	(8	oo paye 4										
	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
PCDMA t				000.0001 (s											
. 00	, po 1011, o		, 10001 020		cc page 10	,0,									
															P0
PCHIB. tv	pe R/W. off	set 0x914.	reset 0x00	00.0001 (se	e page 467)									-
, .,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,				, 									
															P0
PCUART.	type R/W. o	offset 0x91	8. reset 0x0	0000.00FF (:	see page 4	68)									
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
								P7	P6	P5	P4	P3	P2	P1	P0
PCSSI, ty	pe R/W, off	set 0x91C,	reset 0x00	00.000F (se	e page 472	2)						l			
												P3	P2	P1	P0
PCI2C, typ	pe R/W, offs	set 0x920,	reset 0x000	00.003F (see	e page 474)						l			
										P5	P4	P3	P2	P1	P0
PCUSB, ty	ype R/W, of	fset 0x928	, reset 0x00	000.0001 (se	ee page 47	7)						l.		1	
															P0
PCCAN, ty	ype R/W, of	ffset 0x934	, reset 0x00	000.0003 (se	ee page 47	8)						ı			
														P1	P0
PCADC, ty	ype R/W, of	ffset 0x938	, reset 0x00	000.0003 (se	ee page 48	0)									
														P1	P0
PCACMP,	type R/W,	offset 0x93	C, reset 0x	0000.0001 (see page 4	182)									
															P0
PCPWM, t	type R/W, o	ffset 0x940	0, reset 0x0	000.0003 (s	ee page 48	33)									
														P1	P0
PCQEI, ty	pe R/W, off	set 0x944,	reset 0x00	00.0003 (se	e page 485)									
														P1	P0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PCEEPRO	OM, type R/	W, offset 0	x958, reset	0x0000.00	01 (see pag	ge 487)									
															P0
PCWTIME	R, type R/V	V, offset 0x	(95C, reset	0x0000.000	00 (see pag	je 488)		1							
										P5	P4	P3	P2	P1	P0
PRWD, ty	pe R/W, off ⊤	set 0xA00,	reset 0x00	00.0000 (se	e page 49	1)									
														D4	D0
DDTIMED	4 DAM	- ## 4 O A	04 0	-0000 0000	/	400)								R1	R0
PRIMER	, type ĸ/vv,	OTISET UXA	.04, reset 02	k0000.0000 	(see page	492)									
										R5	R4	R3	R2	R1	R0
DDCDIO 1	hino B/M o	effoot Ov A O	9 rooot Ovi	0000 0000 (200 200 4	04)				Ko	17.4	K3	RZ	KI	Ru
rkuriu, i	type R/W, 0	niset UXAU	o, reset uxt) 0000.0000 (see page 4	54)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
DRDMA +				0000.0000 (110	1 10	110	11.0	134		114	13.1	110
i NDIVIA, U	ype ravy, o	IISEL UXAUL	o, reset uxt		sce paye 4	31)									
															R0
PRHIR tv	ne R/W off	Set Oy A14	reset 0x00	00.0001 (se	e nage 49	3)									
i itiiib, ty	pe 10 11, on	JUL 027(14,	10001 0200		e page 40	, 									
															R0
PRUART.	type R/W. o	offset 0xA1	8. reset 0x	1 0000.0000 (see page 4	199)									
,	.,,,,				res page										
								R7	R6	R5	R4	R3	R2	R1	R0
PRSSI, ty	pe R/W, off	set 0xA1C,	reset 0x00	00.0000 (se	e page 50	1)									
		,		,											
												R3	R2	R1	R0
PRI2C, ty	pe R/W, offs	set 0xA20,	reset 0x00	00.0000 (se	e page 503	3)									
										R5	R4	R3	R2	R1	R0
PRUSB, ty	ype R/W, of	fset 0xA28	, reset 0x0	000.0000 (s	ee page 50	05)									
															R0
PRCAN, t	ype R/W, of	ffset 0xA34	l, reset 0x0	000.0000 (s	ee page 50	06)									
														R1	R0
PRADC, t	ype R/W, of	ffset 0xA38	3, reset 0x0	000.0000 (s	ee page 50)7)									
														R1	R0
PRACMP,	type R/W,	offset 0xA3	3C, reset 0x	0000.0000	(see page	508)									
															R0
PRPWM, t	type R/W, o	ffset 0xA4	0, reset 0x0	0000.0000 (see page 5	09)									
														R1	R0
PRQEI, ty	pe R/W, off	set 0xA44,	reset 0x00	00.000 (se	e page 51	0)									
														R1	R0
PREEPRO	OM, type R/	W, offset 0	xA58, rese	0x0000.00	00 (see pa	ge 511)									
															R0

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16
	R, type R/W			l			0		- O	<u> </u>	7			· '	
1 1XVV 1 11VIL	it, type it i	, 011361 02	(A30, 1636)		Job (acc pag	JC 312)									
										R5	R4	R3	R2	R1	R0
Svstem	Excepti	on Mod	ule												
-	00F.9000														
SYSEXCR	IS, type RO	, offset 0x	(000, reset	0x0000.000	00 (see page	e 515)									
										FPIXCRIS	FPOFCRIS	FPUFCRIS	FPIOCRIS	FPDZCRIS	FPIDCRIS
SYSEXCIN	M, type R/W	, offset 0x	004, reset ()x0000.000	00 (see page	517)									
										FPIXCIM	FPOFCIM	FPUFCIM	FPIOCIM	FPDZCIM	FPIDCIN
SYSEXCM	IIS, type RC), offset 0	c008, reset	0x0000.00	00 (see pag	e 519)									
										FPIXCMIS	FPOFCMIS	FPUFCMIS	FPIOCMIS	FPDZCMIS	FPIDCMIS
SYSEXCIO	C, type W1C	, offset 0	c00C, reset	0x0000.00	00 (see pag	e 521)									
										EDIV 2: C	ED0=0:-	EDI IE CIT	EDIC SIE	EDD = 2:-	ED/E S:
										FPIXCIC	FPOFCIC	FPUFCIC	FPIOCIC	FPDZCIC	FPIDCIO
	ation Mod	dule													
	100F.C000				, _										
нівкі СС,	, type RO, o	rrset uxuu	u, reset uxt	0000.0000	(see page 5	35)	DT	00							
								CC							
HIRRTOM	0, type R/W	offeet fly	NNA reset (VEEEE EE	FF (see nag	e 536)	101								
TIIBK T CIWI	o, type K/VV	, Oliset ux	004, 16561 (/AI I I I I I I	ii (see pag	e 330)	RTO	CMO.							
							RTO								
HIBRTCLE	D, type R/W	offset 0x	00C. reset (0x0000.000	00 (see page	e 537)									
	, ,,,,	,	,		(3	,	RTO	CLD							
								CLD							
HIBCTL, ty	ype R/W, of	fset 0x010), reset 0x8	000.0000 (see page 53	18)									
WRC													OSCHYS	OSCDRV	OSCBYF
	VBAT	SEL			BATCHK	BATWKEN	VDD3ON	VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN		HIBREQ	RTCEN
HIBIM, typ	e R/W, offs	et 0x014,	reset 0x000	0.0000 (se	e page 542)									
											WC	EXTW	LOWBAT		RTCALT
HIBRIS, ty	pe RO, offs	et 0x018,	reset 0x000)0.0000 (se	ee page 544)									
											WC	EXTW	LOWBAT		RTCALT
HIBMIS, ty	pe RO, offs	set 0x01C	reset 0x00	00.0000 (se	ee page 546	5)		I							
											14.0	-V	1.014:5::=		DTC
					,	10)					WC	EXTW	LOWBAT		RTCALT
HIBIC, typ	e R/W1C, o	ttset 0x02	0, reset 0x0	0000.0000	(see page 5	48)									
											14/0	EVTA/	LOWERT		DTCALT
UIDDTAT	type R/W, o	ffoot 0-0	24 rocat C	0000 7555	(000 7075	E40)					WC	EXTW	LOWBAT		RTCALT
півкі СТ,	type K/W, c	orset UXO2	4, reset Ux	JUUU./FFF	(see page s	049)									
							то	l RIM							
HIRRTOS	S, type R/W	offeet no	028 reest 0	1x7FFF 001)() (see page	550)	- 115	XIIVI							
	o, type R/VV	, Jiisel UX	020, 1656[C	, A 1 1 F. 000	v (see page	, 550)		RTCSSM							
								RTCSSC							
HIBDATA	type R/W, o	offset Nyn	30-0x06F ra	eset - (see	page 551)			5555							
DAIA,	-, po 1011, C				- ago 001)		R	ΓD							
								ΓD							
							11	-							

21	20	29	28	27	26	25	24	23	22	24	20	10	10	17	16
31 15	30 14	13	12	27 11	26 10	25 9	8	7	6	21 5	20	19	18	17	0
	l Memor							·					_		
Flash N	Memory I 400F.D000	Register	s (Flash	Control	Offset)										
FMA, type	e R/W, offse	et 0x000, re	set 0x0000	.0000											
														OFF	SET
							OF	FSET				•			
FMD, type	e R/W, offse	et 0x004, re	set 0x0000	.0000											
								ATA							
							D	ATA							
FMC, type	e R/W, offse	et 0x008, re	set 0x0000	0.0000			\A/E								
							VVR	RKEY				COMT	MERASE	ERASE	WRITE
FCRIS. tv	pe RO, offs	et 0x00C. r	eset 0x000	0.0000								JOONIT	WEITHOL	LIVAGE	WIGHT
, . ,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
		PROGRIS		ERRIS	INVDRIS	VOLTRIS							ERIS	PRIS	ARIS
FCIM, typ	e R/W, offs	et 0x010, re	eset 0x000	0.0000	1										
		PROGMASK		ERMASK	INVDMASK	VOLTMASK							EMASK	PMASK	AMASK
FCMISC,	type R/W10	C, offset 0x	014, reset	0x0000.000	0										
	D.14. 65	PROGMISC			INVDMISC	VOLTMISC							EMISC	PMISC	AMISC
FMC2, ty	pe R/W, offs	set 0x020, r	eset 0x000	0.0000			\\/	NEV							
							VVP	RKEY							WRBUF
FWBVAL.	, type R/W,	offset 0x03	0. reset 0x	0000.0000											
	, , ,		.,				FW	/B[n]							
								/B[n]							
FWBn, ty	pe R/W, off	set 0x100 -	0x17C, res	et 0x0000.	0000										
							D	ATA							
							D	ATA							
FSIZE, ty	pe RO, offs	et 0xFC0, r	eset 0x000	0.007F											
CC17F 4.	na DO affa	-4 0×FC4 =		0.0075			- 5	IZE							
SSIZE, ty	pe RO, offs	et uxrc4, r	eset uxuut	U.UU/F											
							S	 IZE							
ROMSWI	MAP, type R	O, offset 0x	cFCC, rese	t 0x0000.00	000										
															SAFERTOS
Interna	l Memor	у													
EEPRO	OM Regis	ters (EE	PROM (Control (Offset)										
EESIZE, t	type RO, of	fset 0x000,	reset 0x00	20.0200											
										BLKCNT					
							WOR	RDCNT							
EEBLOCI	K, type R/W	, offset 0x0	04, reset 0	x0000.0000)										
FF65			•••		•		BL	OCK							
EEOFFSE	ET, type R/V	v, offset 0x0	ບບຮ, reset (JXUUOO.000	U										
													OFF	SET	
													UFF	JLI	

~ 4					00	0.5	21		00	24		- 10	10		10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
		offset 0x01		11	10	9	U		J	3	-			1	U
LLINDIVIN,	type lutt,	Oliset oxo	10, 16361 -				VA	LUE							
								LUE							
EERDWRI	NC, type R	/W, offset ()x014, rese	t -											
							VA	LUE							
							VA	LUE							
EEDONE,	type RO, c	ffset 0x018	, reset 0x0	000.000											
							INVPL			WRBUSY	NOPERM	WKCOPY	WKERASE		WORKING
EESUPP, 1	type R/W, o	offset 0x010	C, reset -												
												PRETRY	ERETRY	EREQ	START
EEUNLOC	K, type R/	W, offset 0x	(020, reset	-											
								OCK							
FEDRAT	6 ma D.04/			000 000			UNL	OCK							
EEPROI,	type K/W, (onset UXU30	0, reset 0x0	000.0000											
												ACC		PROT	
FFPASS0	tyne R/W	offset 0x03	R4 reset -									1 400		11101	
LLI AGGG	, type 1011,	011301 0201	J-1, 1000t				PA	SS							
								SS							
EEPASS1	, type R/W,	offset 0x03	38, reset -												
							PA	SS							
							PA	SS							
EEPASS2	, type R/W,	offset 0x03	3C, reset -												
							PA	SS							
							PA	SS							
EEINT, typ	e R/W, off	set 0x040, r	eset 0x000	0.0000											
															INT
EEHIDE, t	ype R/W, o	ffset 0x050	, reset 0x00	000.0000											
								In							
					_		Hn								
EEDBGME	E, type R/W	/, offset 0x0	080, reset 0	x0000.000	0										
							K	EY I							ME
EEDDOME	PD tuno PC	offeat Ov	FC0, reset (20000 001	E										IVIC
LLFROWI	r, type Kc	, onset ox	Co, reser (, , , , , , , , , , , , , , , , , , ,				1							
													SIZE		
Internal	Memor	\ <u>\</u>							1						
			tem Con	tral Offi	cot)										
	00F.E000		tem con	tioi Oiis	set)										
		, offset 0x0	F0, reset -												
															BA
FMPRE0,	type R/W,	offset 0x13	0 and 0x200), reset 0xl	FFFF.FFFF										-
							READ_	ENABLE							
							READ_	ENABLE							
FMPRE1,	type R/W,	offset 0x20	4, reset 0xF	FFF.FFFF											
							READ_	ENABLE							
							READ_	ENABLE							

				T ==				I a-		T		1		T	
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16
		offset 0x20		1	10	9	0		U	J	4		4	<u> </u>	U
ım KLZ	, type raw,	5/136t UAZU	, 16361 UX				READ	ENABLE							
								ENABLE							
MPRE3	. type R/W.	offset 0x20	C. reset 0x	FFFF.FFF											
							READ	ENABLE							
								ENABLE							
FMPPE0	type R/W,	offset 0x13	4 and 0x40	0, reset 0x	FFFF.FFFF										
							PROG_	ENABLE							
							PROG_	ENABLE							
FMPPE1	type R/W,	offset 0x40	4, reset 0x	FFFF.FFFF											
							PROG_	ENABLE							
							PROG_	ENABLE							
FMPPE2	, type R/W,	offset 0x40	8, reset 0x	FFFF.FFFF											
								ENABLE							
							PROG_	ENABLE							
-МРРЕ 3	, type R/W,	offset 0x40	C, reset 0x	FFFF.FFFF			PPCC	ENIADIE							
								ENABLE ENABLE							
BOOTCE	G type PO	, offset 0x1	D0 reset 0	YEEEE EEE	F		F1000_	ENABLE							
NW	o, type RU	, onset ux1	Do, reset 0	ALLII.FFF	_										
	PORT			PIN		POL	EN							DBG1	DBG0
USER R		R/W, offset (0x1E0. rese		FFF										
_	, . ,	,	,				DA	ATA							
							DA	ATA							
USER_R	EG1, type F	R/W, offset (0x1E4, rese	et 0xFFFF.F	FFF										
							DA	ATA							
							DA	ATA							
USER_R	EG2, type F	R/W, offset (0x1E8, rese	et 0xFFFF.F	FFF										
							DA	ATA							
							DA	ATA							
USER_R	EG3, type F	R/W, offset (0x1EC, res	et 0xFFFF.F	FFF										
								ATA							
							DA	ATA							
		emory A													
μ DMA Base n/a		l Control	Structu	re (Offse	et from C	Channel	Control	Table Ba	ise)						
	-	e R/W, offse	ot 0×000 ro	ent											
DINAGING	LINDI, typ	5 10 11, 01130	, t 0x000, 10				ΔΓ	DR							
								DR							
DMADST	ENDP. type	R/W, offse	t 0x004. re	set -											
	, 31	,	, , ,				AD	DR							
							AD	DR							
DMACHO	CTL, type R	/W, offset 0	x008, reset	t -											
DS	TINC	DST	SIZE	SR	CINC	SRC	SIZE							ARB	SIZE
AR	BSIZE					XFEF	RSIZE					NXTUSEBURST		XFERMODI	<u> </u>
Micro	Direct M	emory A	ccess (µ	iDMA)											
		rs (Offse			se Addr	ess)									
	400F.F00														
DMASTA	T, type RO,	offset 0x00	00, reset 0x	001F.0000											
													DMACHAN	IS	
								I	ST	ATE					MASTEN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMACFG	i, type WO,	offset 0x00)4, reset -	1											
															MASTEN
DMACTI	BASE type	D/M offen	et 0x008, re:		0000										IVIASTEIN
DIVIACIL	BAGE, type	ric/vv, onse	, OXUUO, 16	set uxuuuu	.0000		ΔΓ	DDR							
		AD	DDR				AL								
DMAALTI	BASE, type		0x00C, res	et 0x0000.	0200										
	, ,,,,,		, , , ,				ΑI	DDR							
								DDR							
DMAWAI	TSTAT, type	RO, offset	t 0x010, res	et 0xFFFF.	FFC0										
							WAIT	REQ[n]							
							WAIT	REQ[n]							
DMASWF	REQ, type V	VO, offset 0)x014, rese	t -											
							SWF	REQ[n]							
							SWF	REQ[n]							
DMAUSE	BURSTSET	, type R/W,	offset 0x0	18, reset 0:	k0000.0000)									
							SE	T[n]							
							SE	T[n]							
DMAUSE	BURSTCLE	R, type WO,	, offset 0x0	1C, reset -											
								.R[n]							
			<i></i>				CL	.R[n]							
DMAREQ	(MASKSEI,	type R/W,	offset 0x02	u, reset ux	0000.0000		0.5	Tr-1							
								T[n] T[n]							
DMAREO	MVSKU D	tupo WO	offset 0x02	4 rosot			- JL	- ' ['']							
DWARLQ	MAGROER	, type wo,	Oliset UXUZ	.4, 16561 -			CI	.R[n]							
								.R[n]							
DMAENA	SET. type F	R/W. offset	0x028, rese	et 0x0000.0	000										
	, ,,,,,,	,					SE	T[n]							
								T[n]							
DMAENA	CLR, type	WO, offset	0x02C, res	et -											
							CL	.R[n]							
							CL	.R[n]							
DMAALT	SET, type R	/W, offset 0	0x030, rese	t 0x0000.0	000										
							SE	T[n]							
							SE	T[n]							
DMAALT	CLR, type V	VO, offset (0x034, rese	t -											
								.R[n]							
							CL	.R[n]							
DMAPRIC	OSET, type	R/W, offset	0x038, res	et 0x0000.	0000										
								T[n]							
							SE	T[n]							
DMAPRIC	JCLK, type	wo, offset	0x03C, res	set -			C	D[n]							
								.R[n] .R[n]							
DMAEDD	CIR type	P/W offect	0x04C, res	et Ovoon	0000		CL	astril							
DINAEKK	CER, type	ov, onset	UAU4C, 18S		JJ00										
															ERRCLR
DMACHA	SGN, type	R/W, offset	0x500, res	et 0x0000.	0000										
	, 95-	,	,				CHA	SGN[n]							
								SGN[n]							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMACHI	S, type R/W	IC, offset (0x504, rese	t 0x0000.00	000										
								IS[n]							
							СН	IS[n]							
DMACHN	MAP0, type F		0x510, res	et 0x0000.0											
		SEL				SEL				5SEL				4SEL	
	CH3					SEL			CH	1SEL			CHO	OSEL	
DMACHN	MAP1, type F		0x514, res	et 0x0000.0											
	CH1:	5SEL				4SEL 0SEL				9SEL				2SEL BSEL	
DMACUI			0.4540	-4 0×0000 0		USEL			CH	95EL			Cno	DOEL	
DWACHN	/AP2, type F	SSEL	ux516, res	et uxuuuu.u		2SEL			CLIC	21SEL			CLIO	0SEL	
		9SEL				SSEL 8SEL				7SEL				6SEL	
DMACHI	MAP3, type F		0x51C res	et Oxonon o					OITI	, JLL			Citt	JULL	
J.MACI III	CH3		UAU10, 185	0.0000.0		0SEL			CHo	9SEL			CHo	8SEL	
	CH2					6SEL				SSEL				4SEL	
DMAPeri	phID0, type		0xFE0. res	et 0x0000.0									3.12		
2 0	p2 0, 13 p.o	,													
											P	ID0			
DMAPeri	phID1, type	RO, offset	0xFE4, res	et 0x0000.0	00B2			1							
	. , , , , .	,													
											P	ID1			
DMAPeri	phID2, type	RO, offset	0xFE8, res	et 0x0000.0	000B										
											Р	ID2			
DMAPeri	phID3, type	RO, offset	0xFEC, res	set 0x0000.	0000										
											Р	ID3			
DMAPeri	phID4, type	RO, offset	0xFD0, res	set 0x0000.0	0004										
											Р	ID4			
DMAPCe	IIID0, type F	O, offset 0	xFF0, rese	t 0x0000.00	00D										
											С	ID0			
DMAPCe	IIID1, type F	O, offset 0	xFF4, rese	t 0x0000.00	F0										
											С	ID1			
DMAPCe	IIID2, type F	O, offset 0	xFF8, rese	t 0x0000.00	005										
											С	ID2			
DMAPCe	IIID3, type F	O, offset 0	xFFC, rese	et 0x0000.00	0B1										
												100			
											С	ID3			

21	30	29	28	27	26	25	24	22	22	21	20	19	10	17	16
31 15	14	13	12	11	10	25 9	8	23 7	6	21 5	20 4	3	18	17	0
			/Outputs												
GPIO PO GPIO P	ort A (APB) ort A (AHB) ort A (AHB) ort B (AHB) ort B (AHB) ort C (AHB) ort C (AHB) ort C (AHB) ort D (AHB) ort E (AHB) ort E (AHB) ort F (AHB) ort F (AHB) ort F (AHB) ort F (AHB) ort H (AHB) ort J (AHB) ort J (AHB) ort J (AHB) ort K (AHB) ort K (AHB) ort M (AHB) ort M (AHB) ort M (AHB)	base: 00 bas	x4000.4000 x4005.8000 x4000.5000 x4000.5000 x4000.6000 x4000.7000 x4005.B000 x4005.C000 x4005.C000 x4005.C000 x4005.E000 x4005.E000 x4005.E000 x4005.E000 x4005.E000 x4005.E000 x4005.E000 x4005.E000 x4006.1000 x4006.2000 x4006.3000 x4006.3000 x4006.5000		,										
			x4006.600												
GPIODAT	A, type R/W	, offset 0x	(000, reset 0	x0000.000	0 (see page	e 688)									
											_				
CRIODIR	tuno D/M	effect Ov 4	00, reset 0x	0000 0000	(000 0000 (200)					DA	ATA			
GFIODIK,	type R/vv,	JIISEL UX4	ou, reset ux		(see page (J90)									
											D	I IR			
GPIOIS, ty	ype R/W, of	fset 0x404	1, reset 0x00	000.0000 (s	ee page 69	11)		l							
											ı	S			
GPIOIBE,	type R/W, o	offset 0x40	08, reset 0x	0000.0000	(see page 6	692)									
											IE	BE			
GPIOIEV,	type R/W, o	ffset 0x40	OC, reset 0x	0000.0000	(see page 6	593)									
											II.	V			
SPIOIM, t	ype K/W, of	TSET 0x410	0, reset 0x0(JUU.U000 (S	ee page 69	94)									
											I.N.	<u> </u> ИЕ			
CDIODIS	type PO e	ffeet Ov41	4, reset 0x0	000 0000 /6	200 0200 6	05)						/IL			
GFIORIS,	type KO, o	IISEL UX4 I	4, reset uxu		see page o	93)									
											R	l IS			
GPIOMIS	type RO. o	ffset 0×41	8, reset 0x0	000,0000 (see nane 6	96)		l				-			
or round,	, type ite, e	11001 0241	, 10001 0/10		Jee page o										
											N	I IIS			
GPIOICR,	type W1C.	offset 0x4	11C, reset 0	k0000.0000	(see page	697)									
					. ,										
											ı	C			
GPIOAFS	EL, type R/	W, offset (0x420, reset	- (see page	e 698)										
											AF	SEL			
GPIODR2	R, type R/W	, offset 0	x500, reset (0x0000.00F	F (see pag	e 700)									
											DF	RV2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIODR4	R, type R/W	, offset 0x	504, reset (0x0000.000	0 (see page	701)		1							
											DF	RV4			
GPIODR8	R, type R/W	, offset 0x	508, reset (0x0000.000	0 (see page	702)									
											DF	RV8			
GPIOODR	t, type R/W,	offset 0x5	0C, reset 0	x0000.0000	(see page	704)									
											OI	DE			
GPIOPUR	, type R/W,	offset 0x51	10, reset - ((see page 7 T	05)										
											DI				
	. 500				, .						Pl	JE			
GPIOPDR	, type R/W,	Offset UX5	14, reset 0x	K0000.0000	(see page	707)		I				I			
											DI	DE			
GPIOSI P	, type R/W, o	offset AvE4	18 reest Av	(0000 0000	(see nage 3	709)		<u> </u>			FI				
J. IOSLK	, type mv,	onset UX31	. J, reset UX		(See page /	55)									
											SI	l RL			
GPIODEN	, type R/W,	offset 0x51	1C, reset -	(see page 7	10)			I.							
			,		.,										
											DI	IEN			
GPIOLOC	K, type R/W	, offset 0x	520, reset (0x0000.000	1 (see page	712)									
						•	LO	OCK							
							LO	CK							
GPIOCR,	type -, offse	t 0x524, re	eset - (see p	page 713)											
											С	R			
GPIOAMS	EL, type R/	W, offset 0	x528, rese	t 0x0000.00	00 (see pag	ge 715)									
											GPIOA	AMSEL			
GPIOPCT	L, type R/W,	offset 0x5	52C, reset	- (see page	717)										
	PM					IC6				/IC5			PM	IC4	
	PM					IC2			PN	/IC1			PM	1C0	
GPIOADC	CTL, type R	R/W, offset	0x530, res	et 0x0000.0	0000 (see pa	age 719)									
00167111	A=1		A =0:	10 222							ADO	CEN			
GPIODMA	CTL, type F	k/W, offset	ux534, res	et 0x0000.)000 (see p	age 720)									
											DM	 AEN			
CDIOSI 6	ma B/M off	oot OvE29	rooot OvOC	000 0000 (0	20 2000 721	()					DIVI	AEN			
GPIOSI, ty	pe R/W, off	set uxoso,	reset uxut	J oo.ooo (s	ee page 72	1)									
															SUM
GPIOPeri	phID4, type	PO offeat	OvEDO res	eet OvOOOO	0000 (see r	nage 722)									OOW
Grioreii	pilib4, type	KO, Oliset	OXI DO, IES		oooo (see p	age /22)									
											PI	 D4			
GPIOPeri	phID5, type	RO. offset	0xFD4. res	set 0x0000	0000 (see r	page 723)						-			
	, ., ,	-, 550	2 .,		(000 F	. g= . =0)									
											PI	D5			
GPIOPerii	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000 (see r	age 724)		1							
- 1	7,7		, -		, P	- /									
											PI	D6			

31 15															
15	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPeri	iphID7, type	RO, offset	t 0xFDC, res	set 0x0000	.0000 (see	page 725)									
											PI	D7			
GPIOPeri	iphID0, type	RO, offset	t 0xFE0, res	et 0x0000.	0061 (see p	age 726)									
											PI	D0			
GPIOPeri	iphID1, type	RO, offset	t 0xFE4, res	et 0x0000.	0000 (see p	age 727)									
											PI	D1			
GPIOPeri	iphID2, type	RO, offset	t 0xFE8, res	et 0x0000.	0018 (see p	age 728)									
											PI	D2			
GPIOPeri	iphID3, type	RO, offset	t 0xFEC, res	set 0x0000	.0001 (see p	page 729)									
											PI	D3			
GPIOPCe	ellID0, type	RO, offset	0xFF0, rese	t 0x0000.0	00D (see pa	ige 730)		1							
	,,,,		,			_ /									
											CI	D0			
GPIOPCe	ellID1, type	RO, offset	0xFF4. rese	t 0x0000.0	0F0 (see pa	ge 731)		1							
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		(J ,									
											CI	L D1			
GPIOPCe	ellID2, type	RO. offset	0xFF8, rese	t 0x0000.0	005 (see pa	ge 732)									
	, , , , , , , , , , , , , , , , , , ,	, 0001	J		(000 pa	90.02)									
											CI	D2			
GBIOBC	ellID3, type	PO offect	Oveec rose	N 0×0000 0	INR1 (see p	age 733)		I							
GFIOFCE	silibs, type	NO, Oliset	DAIT O, TESE	. 0.0000.0	(See pa	age 733)									
											CI	D3			
. U, UL-DI	t timer o c	ase: 0x40	0000.00												
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	t Timer 1 t t Timer 2 t t Timer 3 t t Timer 4 t t Timer 5 t t Wide Tim t Wide Tim t Wide Tim t Wide Tim t Wide Tim	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 1 base pare 1 base pare 2 base pare 3 base pare 4 base	103.1000 103.2000 103.3000 103.4000 103.5000 : 0x4003.6 : 0x4003.7 : 0x4004.C : 0x4004.E	000 0000 0000 5000											
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	t Timer 1 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0 base par 1 base par 2 base par 3 base par 4 base par 5 base	03.1000 03.2000 03.3000 03.4000 03.5000 00.4003.6 00.4003.7 00.4004.C 00.4004.C 00.4004.E 00.4004.E	000 0000 0000 5000	D/see page	758)									
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	t Timer 1 t t Timer 2 t t Timer 3 t t Timer 4 t t Timer 5 t t Wide Tim t Wide Tim t Wide Tim t Wide Tim t Wide Tim	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0 base par 1 base par 2 base par 3 base par 4 base par 5 base	03.1000 03.2000 03.3000 03.4000 03.5000 00.4003.6 00.4003.7 00.4004.C 00.4004.C 00.4004.E 00.4004.E	000 0000 0000 5000	0 (see page	758)									
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	t Timer 1 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0 base par 1 base par 2 base par 3 base par 4 base par 5 base	03.1000 03.2000 03.3000 03.4000 03.5000 00.4003.6 00.4003.7 00.4004.C 00.4004.C 00.4004.E 00.4004.E	000 0000 0000 5000	O (see page	758)								GDTM/CFC	
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	it Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase: 0x40	03.1000 03.2000 003.3000 003.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	0000 0000 0000 0000 0000 0000										GPTMCFG	
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	t Timer 1 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase: 0x40	03.1000 03.2000 003.3000 003.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	0000 0000 0000 0000 0000 0000										GPTMCFG	
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi	it Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase: 0x40	03.1000 03.2000 003.3000 003.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	0000 0000 0000 0000 0000 0000 00000.000	00 (see pag	e 760)	TAUC	TOURS	TAMOT	TAME	TACOUS	TAME	TACHE		
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	t Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim The Tim	pase: 0x40 pase per 1 base per 2 base per 3 base per 4 base per 4 base per 5 base per 5 base per 5 wase per 6 wase per 7 wase per 8 wase per 9	03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	0000 0000 0000 0000 0000 0000 0x0000.000	00 (see pag	e 760) TAPWMIE	TAILD	TASNAPS	TAWOT	TAMIE	TACDIR	TAAMS	TACMR	GPTMCFG	
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	it Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim	pase: 0x40 pase per 1 base per 2 base per 3 base per 4 base per 4 base per 5 base per 5 base per 5 wase per 6 wase per 7 wase per 8 wase per 9	03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	0000 0000 0000 0000 0000 0000 0x0000.000	00 (see pag	e 760) TAPWMIE	TAILD	TASNAPS	TAWOT	TAMIE	TACDIR	TAAMS	TACMR		
16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	t Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim The Tim	pase: 0x40 pase per 1 base per 2 base per 3 base per 4 base per 4 base per 5 base per 5 base per 5 wase per 6 wase per 7 wase per 8 wase per 9	03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.E : 0x4004.F	000 0000 0000 0000 0000 x0000.0000 TAPLO 0x0000.00	00 (see pag TAMRSU 00 (see pag	e 760) TAPWMIE e 764)								TAI	MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	it Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim t Wi	pase: 0x40	003.1000 103.2000 103.3000 103.4000 103.5000 : 0x4003.7 : 0x4004.C : 0x4004.E : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 0000 00000.000 TAPLO 0x0000.00	TAMRSU 00 (see pag TBMRSU	e 760) TAPWMIE e 764) TBPWMIE	TAILD	TASNAPS		TAMIE	TACDIR	TAAMS	TACMR		MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	t Timer 1 b t Timer 2 b t Timer 2 b t Timer 3 b t Timer 4 b t Timer 5 b t Wide Tim The Tim	pase: 0x40	003.1000 103.2000 103.3000 103.4000 103.5000 : 0x4003.7 : 0x4004.C : 0x4004.E : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 0000 00000.000 TAPLO 0x0000.00	TAMRSU 00 (see pag TBMRSU	e 760) TAPWMIE e 764) TBPWMIE								TAI	MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF	it Timer 1 b tt Timer 2 b tt Timer 2 b tt Timer 3 b tt Timer 4 b tt Timer 5 b tt Wide Tim	pase: 0x40 pase; 0x40	003.1000 103.2000 103.3000 103.4000 103.5000 : 0x4003.7 : 0x4004.C : 0x4004.E : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 00000.0000 TAPLO 0x0000.000	TAMRSU 00 (see pag TBMRSU 00 (see pag	e 760) TAPWMIE e 764) TBPWMIE 768)	TBILD		TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	TAI	MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF GPTMTAI	it Timer 1 bit Timer 2 bit Timer 2 bit Timer 3 bit Timer 4 bit Timer 5 bit Wide Timer 5 bit	wase: 0x40	003.1000 003.2000 003.3000 003.4000 003.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 0000 00000.000 TAPLO 00000.000 TBPLO	TAMRSU 00 (see pag TAMRSU 00 (see pag TBMRSU 0 (see page	e 760) TAPWMIE e 764) TBPWMIE 768) TBSTALL						TBAMS		TAI	MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF GPTMTAI	it Timer 1 b tt Timer 2 b tt Timer 2 b tt Timer 3 b tt Timer 4 b tt Timer 5 b tt Wide Tim	wase: 0x40	003.1000 003.2000 003.3000 003.4000 003.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 0000 00000.000 TAPLO 00000.000 TBPLO	TAMRSU 00 (see pag TAMRSU 00 (see pag TBMRSU 0 (see page	e 760) TAPWMIE e 764) TBPWMIE 768) TBSTALL	TBILD		TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	TAI	MR
16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 16/32-bi 32/64-bi 32/64-bi 32/64-bi 32/64-bi GPTMCF GPTMTAI	it Timer 1 bit Timer 2 bit Timer 2 bit Timer 3 bit Timer 4 bit Timer 5 bit Wide Timer 5 bit	wase: 0x40	003.1000 003.2000 003.3000 003.4000 003.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.F 000, reset 0	000 0000 0000 0000 0000 0000 00000.000 TAPLO 00000.000 TBPLO	TAMRSU 00 (see pag TAMRSU 00 (see pag TBMRSU 0 (see page	e 760) TAPWMIE e 764) TBPWMIE 768) TBSTALL	TBILD		TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	TAI	MR MR TAEN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R, type R/W,			l			-								
	, , ,				(***										WUEIM
				ТВМІМ	CBEIM	СВМІМ	твтоім				TAMIM	RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS	, type RO, o	offset 0x01	C, reset 0x	0000.0000	see page 7	78)									
															WUERIS
				TBMRIS	CBERIS	CBMRIS	TBTORIS				TAMRIS	RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	s, type RO,	offset 0x02	20, reset 0x	0000.0000	(see page 7	'81)									
															WUEMIS
				TBMMIS	CBEMIS	CBMMIS	TBTOMIS				TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICR	k, type W1C	offset 0x0)24, reset (0000.000x	(see page	784)									
															WUECINT
						CBMCINT	TBTOCINT				TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTAI	LR, type R/	N, offset 0	x028, reset	t 0xFFFF.FF	FF (see pa	ge 786)									
							TAI								
CDTMTC	I B 4:	N 055	v020	4 (000	0.797\		TAI	LK							
GPIMIBI	LR, type R/	vv, omset 0	xuzu, rese	ı - (see pag	e /8/)		TDI	I D							
							TBI								
GPTMTAN	MATCHR, ty	ne R/W of	fset Ovozo	reset OvEE	FFFFFF /s	see page 7º									
OI IIIIIA	iiATOTIK, ty	pe 10 11, 01	1361 02000	, reset oxi i	11.1111 (3	icc page 70	TAN	MR							
							TAN								
GPTMTB	MATCHR, ty	pe R/W, of	fset 0x034	, reset - (se	e page 789)									
		·		<u> </u>			TBI	MR							
							TBI	MR							
GPTMTAF	PR, type R/V	V, offset 0x	x038, reset	0x0000.000	00 (see pag	e 790)									
			TAF	SRH							TAI	PSR			
GPTMTB	PR, type R/\	V, offset 0	x03C, rese	0x0000.00	00 (see pag	je 791)									
			TBF	PSRH							TBI	PSR			
GPTMTAF	PMR, type R	/W, offset	0x040, res	et 0x0000.0	000 (see pa	age 792)									
				SMRH							TAP	SMR			
GPTMTBF	PMR, type F	W, offset	0x044, res	et 0x0000.0	000 (see pa	age 793)									
			TDD	EMBH.							TDD	CMD			
COTATA	o tune DC	offoot Ou?		SMRH	. (000 707	704)					IBP	SMR			
GPIMIAF	R, type RO,	onset 0x04	o, reset 0	KEEFF.FFFF	(see page	194)	TA	D							
							TA								
GPTMTRE	R, type RO,	offset OxO	4C reset -	(see nage 7	95)										
OI TIMTE	t, type ito,	Oliset Oxo	40, 16361 -	(see page 7	33)		TB	R.							
							TB								
GPTMTAV	/, type RW,	offset 0x05	50. reset 0x	FFFF.FFF	(see page	796)									
	, ,,,,,		.,		(000 page	,	TA	V							
							TA								
GPTMTB\	V, type RW,	offset 0x0	54, reset - ((see page 79	97)										
	· • · ·						TB	BV							
							TB	BV							
GPTMRT	CPD, type R	O, offset 0)x058, rese	t 0x0000.7F	FF (see pa	ge 798)									
							RTC	PD							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTAF	PS, type RC), offset 0x	05C, reset	0x0000.000	(see pag	e 799)		1							
							P	SS							
GPTMTBI	PS, type RC), offset 0x	060, reset	0x0000.000	0 (see pag	e 800)						1			
			•••			204)	P	SS							
GPIMIA	v, type RC	, offset UXI	U64, reset (0x0000.0000	(see page	e 801)		1							
								SV							
CDTMTD	DV turne DC	offeet Ove	000	0x0000.000	0 (222 222	- 002)	Г	3 v							
GPINIB	y, type KC	, onset ux	ubo, reset	JX0000.000	(see page	e 602)		1							
							D	SV							
CDTMDD	type PO e	ffeet OvEC	n roeat Ovi	0000.0000 (soo nago 8	103)									
GF I WIFF,	type KO, 0	IISEL UXFC	u, reset uxi		see page o	103)									
													SI	ZE	
													51		
WDT0 ba	dog Time ase: 0x400 ase: 0x400	00.000													
WDTLOA	D, type R/V	/, offset 0x	000, reset	0xFFFF.FFF	F (see pag	ge 808)									
	, ,,,,	,	,		(,,	WDT	LOAD							
								LOAD							
WDTVAL	UE, type RO), offset 0x	004, reset	0xFFFF.FFF	F (see pag	ge 809)									
						,	WDT\	/ALUE							
								/ALUE							
WDTCTL,	type R/W,	offset 0x00	08, reset 0x	0000.0000	(WDT0) an	d 0x8000.0	000 (WDT1)	(see page	810)						
WRC			,		, ,				,						
													INTTYPE	RESEN	INTEN
WDTICR,	type WO, c	ffset 0x000	C, reset - (s	see page 81	2)			1							
							WDTII	NTCLR							
							WDTII	NTCLR							
WDTRIS,	type RO, o	ffset 0x010	, reset 0x0	000.000 (s	ee page 81	13)									
															WDTRIS
WDTMIS,	type RO, o	ffset 0x014	, reset 0x0	000.0000 (s	see page 8	14)									-
															WDTMIS
WDTTEST	T, type R/W	offset 0x4	18, reset 0	x0000.0000	(see page	815)									_
							STALL								
WDTLOC	K, type R/V	, offset 0x	C00, reset	0x0000.000	0 (see pag	e 816)									
							WDT	LOCK							
							WDT	LOCK							
WDTPerip	ohID4, type	RO, offset	0xFD0, res	set 0x0000.	0000 (see	page 817)									
											Р	ID4			
WDTPerip	ohID5, type	RO, offset	0xFD4, res	set 0x0000.	0000 (see	page 818)									
											Р	ID5			
WDTPerip	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000 (see	page 819)		-							
											Р	ID6			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPerip	hID7, type	RO, offset	0xFDC, res	et 0x0000.	0000 (see p	age 820)									
											P	ID7			
WDTPerip	hID0, type	RO, offset	0xFE0, res	et 0x0000.0	0005 (see p	age 821)		1							
											P	ID0			
WDTPerip	hID1, type	RO, offset	0xFE4, res	et 0x0000.0	0018 (see p	age 822)						1			
											D	ID1			
WDTPorin	hID2 type	PO offect	0xFE8, res	ot 0×0000 (0018 (see n	200 823)						101			
WDII elip	JIIDZ, type	ito, onset	OXI E0, 163		Joro (see p	agc 020)									
											P	I ID2			
WDTPerip	hID3, type	RO, offset	0xFEC, res	et 0x0000.	0001 (see p	age 824)									
						,									
											Р	ID3			
WDTPCell	IID0, type R	O, offset (xFF0, reset	t 0x0000.00	00D (see pa	ge 825)									
											С	ID0			
WDTPCell	IID1, type R	O, offset (xFF4, reset	t 0x0000.00	F0 (see pa	ge 826)									
											С	ID1			
WDTPCell	IID2, type R	O, offset (xFF8, reset	t 0x0000.00	006 (see pag	ge 827)		1							
											С	ID2			
WDTPCell	IID3, type R	O, offset (xFFC, rese	t 0x0000.00	0B1 (see pa	ige 828)						1			
												ID3			
A I	4 - 01 - 14	- 1 0		\								יוט			
ADC0 ba	-to-Digita ise: 0х400 ise: 0х400	3.8000	erter (AD	(C)											
ADCACTS	SS, type R/V	V, offset 0:	x000, reset	0x0000.000	00 (see pag	e 850)									
						-									
												ASEN3	ASEN2	ASEN1	ASEN0
ADCRIS, t	type RO, of	fset 0x004	, reset 0x00	00.0000 (se	ee page 851	1)									
															INRDC
												INR3	INR2	INR1	INR0
ADCIM, ty	pe R/W, off	set 0x008,	reset 0x00	00.0000 (se	ee page 853	5)						_			
												DCONSS3	DCONSS2	DCONSS1	DCONSSO
												MASK3	MASK2	MASK1	MASK0
ADCISC, t	type R/W1C	, offset 0x	00C, reset (0x0000.000	0 (see page	855)								I	
													DCINSS2		
												IN3	IN2	IN1	IN0
ADCOSTA	AT, type R/W	/1C, offset	0x010, res	et 0x0000.0	0000 (see pa	age 858)									
												0) (0)	0) (0	0)/4	01/0
ADCEMIN	V tune D/**	offort C	014 #0551 2	×0000 000	0 (000 705	960)						OV3	OV2	OV1	OV0
ADCENIU)	A, type K/W	, onset ux	014, reset 0		v (see page	000)									
	EN	13			EN	И2			E	M1			E	M0	
ADCUSTA			0x018, res	et Oxonon n						1411				*10	
ADOUGIA	, type R/W	, unset	JAU 10, 1650		oud (see pa	age 000)									
												UV3	UV2	UV1	UV0
												1 0 4 3	542	J V I	0 40

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCTSSE	EL, type R/W	/, offset 0x	01C, reset	0x0000.000	0 (see pag									_	
							S3								S2
							S1							P	S0
ADCSSPR	RI, type R/W	, offset UXI	020, reset (X0000.3210	(see page	868)		I				I			
		SS	53				S2			S	21				S0
ADCEBC	type R/W, o			0000 0000 /	200 200 0						J1			3	
ADOSFO,	type K/VV, C	JIISEL UAUZ	4, 16561 07		see page c	10)									
													PH	ASE	
ADCPSSI	, type R/W,	offset 0x02	28. reset - (:	see nage 87	(2)							<u> </u>			
GSYNC	, 1,00 1011,	011001 0202		SYNCWAIT	-,										
001110				0111011/11								SS3	SS2	SS1	SS0
ADCSAC.	type R/W, o	offset 0x03	0. reset 0x	0000.0000 (see page 8	74)									
,	J		,	(,									
														AVG	
ADCDCIS	C, type R/W	/1C, offset	0x034, res	et 0x0000.0	000 (see p	age 875)							1		
						,									
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCCTL,	type R/W, o	ffset 0x03	8, reset 0x(0000.0000 (see page 8	77)				1		ı			
														VF	REF
ADCSSMU	UX0, type R	/W, offset (0x040, rese	t 0x0000.00	000 (see pa	ige 878)									
	MU	X7			М	JX6			MU	JX5			MU	JX4	
	MU	X3			MU	JX2			MU	JX1			MU	JX0	
ADCSSCT	ΓL0, type R/	W, offset 0	x044, rese	t 0x0000.00	00 (see pa	ge 880)									
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSFI	FO0, type R	O, offset 0	x048, reset	t - (see page	e 883)										
									DA	ATA					
ADCSSFI	FO1, type R	O, offset 0	x068, reset	t - (see page	e 883)										
									DA	ATA					
ADCSSFI	FO2, type R	O, offset 0	x088, reset	t - (see page	883)			ı				ı			
									DF	ATA					
ADCSSFI	FO3, type R	O, offset 0	x0A8, rese	t - (see pag	e 883)										
									D.4	TA					
ADCSSES	STAT0, type	PO offort	02040 ===	ot Overen	1100 /222	200 204)			DF	TA					
ADCSSES	TATU, TYPE	KU, OTISET	UXU4C, res	Set UXUUUU.(JIUU (See	age 684)									
			FULL				EMPTY		μв	TR			те	TR	
ADCSSES	STAT1, type	RO offect		et Oynnon	1100 /000 !	nage 884)		<u> </u>	111				- 11		
AD0001'0	i, type	, onset	UAUUU, 188		(366)	,agc 504)									
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSES	STAT2, type	RO, offset		set 0x0000	0100 (see i	page 884)		L							
	, type	, 511061				_gc 50-7									
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSFS	STAT3, type	RO, offset		set 0x0000	0100 (see	page 884)		I.							
= - 55. 6	, ., ,,	-, 5			(000										
			FULL				EMPTY		HP	TR			TP	TR	
								I							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSO	P0, type R/\	N, offset 0	x050, reset	0x0000.00	00 (see pag	je 886)									
			S7DCOP				S6DCOP				S5DCOP				S4DCOP
			S3DCOP				S2DCOP				S1DCOP				SODCOP
ADCSSD	C0, type R/\	N, offset 0	x054, reset	0x0000.00	00 (see pag	je 888)									
	S7D	CSEL			S6D	CSEL			S5D	CSEL			S4D	CSEL	
	S3D	CSEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCSSE	MUX0, type	R/W, offse	et 0x058, res	et 0x0000	.0000 (see	page 890)									
			EMUX7				EMUX6				EMUX5				EMUX4
			EMUX3				EMUX2				EMUX1				EMUX0
ADCSSM	UX1, type F	k/W, offset	0x060, rese	t 0x0000.0	0000 (see pa	age 892)									
	MU	JX3			M	UX2			М	UX1			M	UX0	
ADCSSM	UX2, type F	k/W, offset	0x080, rese	t 0x0000.0	0000 (see pa	age 892)									
		JX3				UX2			M	UX1			M	UX0	
ADCSSC.	TL1, type R	/W, offset	0x064, reset	0x0000.0	000 (see pa	ige 893)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSC	TL2, type R	/W, offset	0x084, reset	t 0x0000.0	000 (see pa	ige 893)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSO	P1, type R/\	N, offset 0	x070, reset	0x0000.00	00 (see pag	je 895)									
			S3DCOP				S2DCOP				S1DCOP				S0DCOP
ADCSSO	P2, type R/\	W, offset 0	x090, reset	0x0000.00	00 (see pag	je 895)									
			000000				000000				040000				000000
	04.4		S3DCOP		•	000)	S2DCOP				S1DCOP				S0DCOP
ADCSSD	U1, type R/	N, offset u	x074, reset	UXUUUU.UU	uu (see pag	je 896)									
	630	CSEL			630	CSEL			610	CSEL			SUD	CSEL	
ADCCCD			w004 ====4	0~000 00					511	CSEL			500	CSEL	
ADCSSD	C2, type R/	N, offset u	x094, reset	UXUUUU.UU	uu (see pag	je 896)									
	630	CSEL			630	CSEL			610	CSEL			SUD	CSEL	
ADCSSE			ot 0×070 ros	at 0×0000					310	CSEL			300	CSEL	
ADCOOL	wioxi, type	R/VV, OIIS	et 0x078, res	et uxuuuu	.0000 (See	page 696)									
			EMUX3				EMUX2				EMUX1				EMUX0
ADCSSE	MIIY2 type	P/W offer	et 0x098, res	et Ovono	0000 (see	nage 808)	LIVIOAL				LINIOXI				LINIOXO
ADOUGL	MOXZ, type	Turi, onse	51 00000, 163		.0000 (300	page 030)									
			EMUX3				EMUX2				EMUX1				EMUX0
ADCSSM	UX3. type F	/W. offset	0x0A0, rese	et 0x0000.0	0000 (see n	age 900)									
		,			(000 p	ago ooo,									
													M	UX0	
ADCSSC*	TL3, type R	/W, offset	0x0A4, rese	t 0x0000.0	002 (see pa	age 901)									
		,				,									
												TS0	IE0	END0	D0
ADCSSO	P3, type R/\	N, offset 0	x0B0, reset	0x0000.00	000 (see pag	ge 902)									1
															SODCOF
ADCSSD	C3, type R/\	N, offset 0	x0B4, reset	0x0000.00	000 (see pag	ge 903)									

								T							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSEN	MUX3, type	R/W, offse	t uxubs, re	set uxuuuu.	uuuu (see	page 904)									
															EMUX0
ADCDCRI	IC, type R/W	/. offset 0x	D00. reset	0x0000.000	0 (see pag	ie 905)									
	7.31	,			. (***)**3	, ,		DCTRIG7	DCTRIG6	DCTRIG5	DCTRIG4	DCTRIG3	DCTRIG2	DCTRIG1	DCTRIG0
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCDCCT	TL0, type R	W, offset	0xE00, rese	t 0x0000.00	000 (see pa	age 910)									
			CTE	CT	С	C.	TM				CIE	C	IC	С	IM
ADCDCCT	TL1, type R	W, offset	0xE04, rese	t 0x0000.00	000 (see pa	age 910)									
			CTE	C1			TM				CIE	CI	IC	С	IM
ADCDCCT	TL2, type R	W, offset	0xE08, rese	t 0x0000.00	000 (see pa	age 910)		1				I			
			CTE	-	-0		TNA				OIE		10		INA
ADODOG	TI 2 5 5	W eff	CTE	C1			TM				CIE	CI	IC .	С	IIVI
AUCUCCI	TL3, type R	vv, orrset	ux⊨uC, rese	et UXUU00.0	υυυ (see pa	age 910)									
			CTE	CT	C	C:	TM				CIE	CI	IC	С	IM
ADCDCCT	TL4, type R	W. offset									J.E.	1			
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			(e p.										
			CTE	CT	С	C.	TM				CIE	CI	IC	С	IM
ADCDCCT	TL5, type R	W, offset	0xE14, rese	t 0x0000.00	000 (see pa	age 910)						I.			
			CTE	CT	С	C.	TM				CIE	C	IC	С	IM
ADCDCCT	TL6, type R	W, offset	0xE18, rese	t 0x0000.00	000 (see pa	age 910)									
			CTE	C1			TM				CIE	CI	IC	С	IM
ADCDCCT	TL7, type R	W, offset	0xE1C, rese	et 0x0000.0	000 (see pa	age 910)									
			CTE	C1	-0	0	TNA				CIE		10	0	IM
ADCDCCI	MDO tura D	/A/ -#4	CTE				TM				CIE	CI		C	IM
ADCDCC	MP0, type R	/ww, Ullset	UXE40, Test		ooo (see p	age 913)			CO	MP1					
										MP0					
ADCDCCN	MP1, type R	/W, offset	0xE44, rese	et 0x0000.0	000 (see p	age 913)				-					
						- /			CO	MP1					
									CO	MP0					
ADCDCC	MP2, type R	/W, offset	0xE48, rese	et 0x0000.0	000 (see p	age 913)									
									CO	MP1					
									CO	MP0					
ADCDCC	MP3, type R	/W, offset	0xE4C, res	et 0x0000.0	000 (see p	age 913)									
										MP1					
AD0205	MD4.4 =	AA1 - ** :	0-550		000 (010			CO	MP0					
ADCDCC	MP4, type R	/vv, offset	UXE50, rese	et UXUUUU.0 	uuu (see p	age 913)			00	MP1					
										MP0					
ADCDCC	MP5, type R	/W. offset	0xE54. res	et Oxoono n	000 (see n	age 913)				0					
	, .,pe N	, 011361	, 1630		(occ p	-90 010)			CO	MP1					
										MP0					
ADCDCC	MP6, type R	/W, offset	0xE58, rese	et 0x0000.0	000 (see p	age 913)									
					· · · · ·	· · ·			CO	MP1					
									CO	MP0					

31	19 3		17 1 TN ISSR	/PE
ADCDCCMP7, type R/W, offset 0xE5C, reset 0x0000.0000 (see page 913) COMP1 COMP0 ADCPP, type RO, offset 0xFC0, reset 0x00B0.2187 (see page 914) TS RSL DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.0000 UART1 base: 0x4000.D000 UART1 base: 0x4000.E000 UART3 base: 0x4000.E000 UART3 base: 0x4000.1000 UART5 base: 0x4001.0000 UART5 base: 0x4001.0000 UART6 base: 0x4001.2000 UART6 base: 0x4001.2000 UART6 base: 0x4001.2000	3	M	TO ISSR	
COMP1 COMP0 ADCPP, type RO, offset 0xFC0, reset 0x00B0.2187 (see page 914) TS RSL DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.0000 UART1 base: 0x4000.E000 UART1 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART5 base: 0x4001.0000 UART6 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	(PE
ADCPP, type RO, offset 0xFC0, reset 0x00B0.2187 (see page 914) DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.0000 UART1 base: 0x4000.E000 UART1 base: 0x4000.E000 UART3 base: 0x4000.E000 UART5 base: 0x4001.0000 UART5 base: 0x4001.0000 UART6 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	(PE
ADCPP, type RO, offset 0xFC0, reset 0x00B0.2187 (see page 914) TS RSL DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART1 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART5 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	/PE
DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4000.F000 UART5 base: 0x4001.1000 UART6 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	/PE
DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4000.F000 UART5 base: 0x4001.1000 UART6 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	/PE
DC CH ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART1 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART5 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000			ISR SR	
ADCPC, type R/W, offset 0xFC4, reset 0x0000.0007 (see page 916) ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000			SR	
ADCCC, type R/W, offset 0xFC8, reset 0x0000.0000 (see page 917) Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000				
Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART5 base: 0x4001.2000				
Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART5 base: 0x4001.2000				
Universal Asynchronous Receivers/Transmitters (UARTs) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART3 base: 0x4001.0000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART5 base: 0x4001.2000		(cs	
UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000		(CS	
UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000		(CS	
UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000				
UARTDR, type R/W, offset 0x0000, reset 0x0000.0000 (see page 932)				
OE BE PE FE	DATA			
UARTRSR/UARTECR, type RO, offset 0x004, reset 0x0000.0000 (Read-Only Status Register) (see page 934)				
	OE	BE	PE	FE
UARTRSR/UARTECR, type WO, offset 0x004, reset 0x0000.0000 (Write-Only Error Clear Register) (see page 934)				
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
· · · · · · · · · · · · · · · · · · ·	l Data			
UARTFR, type RO, offset 0x018, reset 0x0000.0090 (see page 937)				
GARTITIS, Sypti No., Gilbert GARDON (GOLD Page 3017)				
RI TXFE RXFF TXFF RXFE	BUSY	DCD	DSR	CTS
	BUS1	DCD	DSK	CIS
UARTILPR, type R/W, offset 0x020, reset 0x0000.0000 (see page 940)				
	PDVSR			
UARTIBRD, type R/W, offset 0x024, reset 0x0000.0000 (see page 941)				
DIVINT				
UARTFBRD, type R/W, offset 0x028, reset 0x0000.0000 (see page 942)				
	DIV	/FRAC		
UARTLCRH, type R/W, offset 0x02C, reset 0x0000.0000 (see page 943)				
SPS WLEN FEN	STP2	EPS	PEN	BRK
UARTCTL, type R/W, offset 0x030, reset 0x0000.0300 (see page 945)	•			
CTSEN RTSEN RTS DTR RXE TXE LBE LIN HSE EOT	SMART	SIRLP	SIREN	UARTEN
UARTIFLS, type R/W, offset 0x034, reset 0x0000.0012 (see page 949)	1	-		
RXIFLSE	L		TXIFLSEL	
UARTIM, type R/W, offset 0x038, reset 0x0000.0000 (see page 951)			2022	
a				
IMEEM IMEEM IMEDIA ODITIA OCIM DEIM DEIM EEMA DEIM TVIM DVIM	DCDIM	DCDIM	CTCINA	DUM
LME5IM LME1IM LMSBIM 9BITIM OEIM BEIM PEIM FEIM RTIM TXIM RXIM	DSRIM	DCDIM	CTSIM	RIIM

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTRIS,	type RO, o	offset 0x03	C, reset 0x	0000.000F	(see page 9	55)									
		LMSBRIS			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
UARTMIS	, type RO, o	offset 0x04	0, reset 0x(0000.0000 ((see page 9	59)									
LMESMIC	LMEANIO	LAMODAMO	ODITAGO		OFMIO	DEMIO	DEMIO	FEMIO	DTMIC	TVANO	DVMIO	DODANO	DODMIO	OTOMO	DIMIO
		LMSBMIS			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
UARTICK	, type w1C	, offset 0x0	44, reset u	XUUUU.UUUU 	(see page	963)						1			
LME5IC	LME1IC	LMSRIC	9BITIC		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSBMIC	DCDMIC	CTSMIC	RIMIC
		R/W, offse		set OxOOOO			1 210	1 2.0	11110	17410	1000	Bortimo	BOBINIO	OTOMIO	TUINIO
O/AICI DIIII	το ι Ε, τγρο	1011, 01100	. 0,0,10,		1 220 0000	age ooo,									
													DMAERR	TXDMAE	RXDMAE
UARTLCT	L, type R/V	V, offset 0x	090, reset (Dx0000.000	0 (see page	966)									
						,									
										BL	EN				MASTER
UARTLSS	, type RO,	offset 0x09	4, reset 0x	0000.0000	(see page 9	167)									
							TS	SS							
UARTLTIN	/I, type RO,	offset 0x0	98, reset 0	0000.0000	(see page	968)									
							TIM	IER							
UART9BI	TADDR, typ	e R/W, offs	et 0x0A4, ı	reset 0x000	00.0000 (see	e page 969)									
9BITEN											AD	DR			
UART9BI	ΓAMASK, ty ⊤	pe R/W, of	fset 0x0A8	, reset 0x0(000.00FF (s	ee page 97	0)								
			DAN												
HADTOD	tura DO at	#==+ 0×FC0		NGE	07	·4\					IVIF	ASK			
UARIFF,	type KO, o	ffset 0xFC0	, reset uxu	000.0003 (s	see page 97	1)									
														NB	sc
UARTCC.	type R/W.	offset 0xFC	8. reset 0x	0000.0000	(see page 9	972)									
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		, 10001 02		(occ page c	,									
													C	S	
UARTPeri	iphID4, type	RO, offse	t 0xFD0, re	set 0x0000	.0000 (see	page 973)									
											PI	D4			
UARTPeri	iphID5, type	e RO, offse	t 0xFD4, re	set 0x0000	.0000 (see	page 974)									
											PI	D5			
UARTPeri	phID6, type	e RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	page 975)									
											PI	D6			
UARTPeri	phID7, type	e RO, offse	t 0xFDC, re	eset 0x0000	0.0000 (see	page 976)									
	LIBO	DO			2222						PI	D7			
UARTPeri	phiD0, type	e RO, offse	t UXFE0, re	set 0x0000 	.0060 (see	page 977)									
											D.	D0			
IIADTD:	nhID4 to	DO effe	1 0vEF 4 ==	00t 0x0000	0000 (225	nago (170)					PI	D0			
UARTPET	ιρπιυ1, type	e RO, offse	ιυχ⊏⊑4, re	561 0X0000 	.vuuu (see	page 978)									
											DI	D1			
								l			PI	υ 1			

04	00	00	00	07	60	0.5	6.1	T 60	00	0.1	60	1 40	40	4-	40
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTPerip	onID2, type	RO, offse	t 0xFE8, res	set 0x0000	.0018 (see	page 979)						1			
											_	 			
											PI	ID2			
UARTPerip	ohlD3, type	RO, offse	t 0xFEC, re	set 0x0000).0001 (see	page 980)						1			
											_				
											PI	ID3			
UARTPCel	IID0, type F	RO, offset	0xFF0, rese	et 0x0000.0	000D (see p	age 981)									
											С	ID0			
UARTPCel	IID1, type F	RO, offset	0xFF4, rese	et 0x0000.0	00F0 (see pa	age 982)									
											С	ID1			
UARTPCel	IID2, type F	RO, offset	0xFF8, rese	et 0x0000.0	0005 (see pa	age 983)									
											С	ID2			
UARTPCel	IID3, type F	RO, offset	0xFFC, res	et 0x0000.0	00B1 (see p	age 984)									
											С	ID3			
			erface (S	,											
SSI0 base															
	e: 0x4000. e: 0x4000.														
SSI3 base	e: 0x4000.	B000													
SSICR0, ty	pe R/W, off	set 0x000,	, reset 0x00	000.0000 (s	ee page 10	00)									
			SC	CR				SPH	SPO	F	RF		D:	SS	
SSICR1, ty	pe R/W, off	set 0x004	, reset 0x00	000.0000 (s	ee page 10	02)									
											EOT	SOD	MS	SSE	LBM
SSIDR, typ	e R/W, offs	et 0x008, i	reset 0x000	00.0000 (se	e page 100	4)									
							D	ATA							
SSISR, typ	e RO, offse	et 0x00C, r	eset 0x000	0.0003 (see	e page 1005	5)									
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W, c	offset 0x01	0, reset 0x	0000.0000	(see page 1	007)									
											CPS	DVSR			
SSIIM, type	e R/W, offse	et 0x014, r	eset 0x000	0.0000 (see	e page 1008	3)									
												TXIM	RXIM	RTIM	RORIM
SSIRIS. tvr	oe RO, offs	et 0x018. r	reset 0x000	0.0008 (see	e page 1009	9)						1	1	1	
, -,	.,			, , , , ,	, . 32	,									
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS. fvi	pe RO. offs	et 0x01C	reset 0x000	00.0000 (se	e page 101	1)						1	. 3 110		
- 5o, ty	, , , , , , , , , , , , , , , , , , ,	J. 0.010,	. 5551 07000	3.0000 (30	.c page 101	.,									
												TXMIS	RXMIS	RTMIS	RORMIS
		F4 0000	rosot Ovoc	000 0000 (2	ee nage 10	13)						IAIVIIO	TOTIVIO	TATIVIIO	INDININI
SCIICD 6	00 W1C cf				ee vaue 10	13)									
SSIICR, typ	pe W1C, of	rset uxuzu	, reset uxut) 000.0000 (s											
SSIICR, typ	pe W1C, off	rset uxuzu	, reset uxut	000.000 (s	- Fagura									DEIG	DCD/3
				-		121.0								RTIC	RORIC
			x024, reset	-		ge 1014)								RTIC	RORIC
				-		ge 1014)								RTIC	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
			, reset 0x00		-			1 '							
7.0	,	'		,		,									
													С	S	
SSIPeriphl	ID4, type R	O, offset (0xFD0, rese	t 0x0000.00	000 (see pa	ge 1016)									
											PI	D4			
SSIPeriphl	ID5, type R	O, offset (0xFD4, rese	t 0x0000.00	000 (see pa	ge 1017)									
											PI	D5			
SIPeriphi	ID6, type R	O, offset (0xFD8, rese	t 0x0000.00	000 (see pa	ge 1018)						ı			
											DI	D0			
0010	ID7 6 D	0 -#	N-FD0	4.00000	000 (4040)					PI	D6			
SiPeriphi	ID7, type R	O, offset (0xFDC, rese	et 0x0000.0	uuu (see pa	ge 1019)									
											DI	 D7			
SSIPerinhi	ID0. type P	O. offset (0xFE0, rese	t OxOOOO or	122 (see na	ne 1020)					rı				
on onpin	0, type K	-, onset (. 3,0000.00	(occ pa	50 1020)									
											PI	D0			
SSIPeriphi	ID1, type R	O, offset (0xFE4, rese	t 0x0000.00	000 (see pag	ge 1021)		1							
-															
											PI	D1			
SSIPeriphi	ID2, type R	O, offset (0xFE8, rese	t 0x0000.00)18 (see pa	ge 1022)									
											PI	D2			
SSIPeriphl	ID3, type R	O, offset (xFEC, rese	t 0x0000.0	001 (see pa	ge 1023)									
											PI	D3			
SSIPCellID	00, type RO	, offset 0x	(FF0, reset (0x0000.000	D (see page	e 1024)									
											CI	D0			
SSIPCeIIID	01, type RO	, offset 0x	(FF4, reset (0x0000.00F	o (see page	e 1025)		_				I			
											CI	D1			
SCIDC - III	22 Auna BO	-fft 0:	·FF0 ====4	00000 000	F (222 222	1006)					CI	D1			
SIPCEIIL	J∠, type KO	, onset 0x	(FF8, reset (UXUUUU.UUU	see page	: 1020)									
											CI	D2			
SSIPCellID	03. type RO	. offset 0x	FFC, reset	0x0000.001	31 (see pag	e 1027)						-			
	, ,,,,,,,,,	,	, . 2001		, , , , pag	,									
											CI	I D3			
Inter-Int	tegrated	Circuit	(I ² C) Inte	erface											
I ² C Mas	_		,												
2C 0 bas	se: 0x4002														
I2C 1 bas	se: 0x4002 se: 0x4002	.1000													
I2C 3 bas	se: 0x4002	.3000													
	se: 0x4000 se: 0x4000														
			0, reset 0x0	000.0000											
zomon, tj	7 PG 10 88, OI	.561 0000	o, 16361 UXU												
											SA				R/S
2CMCS. fv	ype RO. off	set 0x004	, reset 0x00	00.0020 (R	ead-Only S	tatus Reg	ister)	1							
, •,			,		, •		,								
								CLKTO	BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUS
									1			<u> </u>			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, type WO, of	fset 0x004		000.0020 (W	/rite-Only	Control Re	gister)	1							
											HS	ACK	STOP	START	RUN
I2CMDR,	, type R/W, o	ffset 0x008	, reset 0x0	000.000											
											DA	ATA			
12CMTPR	R, type R/W,	offset 0x00	C, reset 0x	0000.0001				I							
								HS				TPR			
I2CMIMR	R, type R/W, o	offset 0x01	0. reset 0x0	0000.0000				1 110				II IX			
	, , , , , ,		,, , , , , , , , , , , , , , , , , , ,												
														CLKIM	IM
I2CMRIS	, type RO, of	fset 0x014	, reset 0x00	000.0000											
														CLKRIS	RIS
I2CMMIS	S, type RO, of	fset 0x018	, reset 0x00	000.0000											
														OL KANO	MAIO
IOCMICD	tura WO a	ff4 0×040	> ==== + 0×0	2000 0000										CLKMIS	MIS
IZCIVIICK	R, type WO, o	iiset uxu ic	, reset uxu	0000.0000											
														CLKIC	IC
I2CMCR,	, type R/W, o	ffset 0x020	, reset 0x0	000.0000											
										SFE	MFE				LPBK
12CMCLK	KOCNT, type	R/W, offse	t 0x024, res	set 0x0000.	0000										
											CN	NTL			
12CMBM0	ON, type RO	, offset 0x0	I2C, reset 0	00000.0000)										
														SDA	SCL
Intor Ir	ntegrated	Circuit	(I ² C) Into	rfaco										OBIT	002
I ² C Sla		Circuit	(i C) iiite	riace											
	ase: 0x4002	2.0000													
	ase: 0x4002 ase: 0x4002														
12C 3 ba	ase: 0x4002	2.3000													
	ase: 0x4000 ase: 0x4000														
	R, type R/W,		0, reset 0x	0000.0000											
												OAR			
	R, type RO, o	ffset 0x804	l, reset 0x0	000.0000 (F	Read-Only	Status Reg	gister)								_
I2CSCSR															
12CSCSR															
												OAR2SEL	FBR	TREQ	RREQ
	R, type WO, c	offset 0x80	4, reset 0x0	0000.0000 (Write-Only	Control R	egister)					OAR2SEL	FBR	TREQ	RREQ
	R, type WO, c	ffset 0x80	4, reset 0x0	0000.0000 (\	Write-Only	Control R	egister)					OAR2SEL	FBR	TREQ	
12CSCSR					Write-Only	Control R	egister)					OAR2SEL	FBR	TREQ	RREQ
12CSCSR	type R/W, of				Write-Only	Control R	egister)					OAR2SEL	FBR	TREQ	
12CSCSR					Write-Only	Control R	egister)				DA	OAR2SEL OAR2SEL	FBR	TREQ	
I2CSCSR I2CSDR,		fset 0x808	, reset 0x00	000.0000	Write-Only	Control R	egister)				DA		FBR	TREQ	
I2CSCSR I2CSDR,	type R/W, of	fset 0x808	, reset 0x00	000.0000	Write-Only	Control R	egister)				DA		FBR	TREQ	

31	30	29	- 00	07	26	0.5	04	1 00	00	04	00	19	40	47	16
15	14	13	28 12	27 11	10	25 9	24 8	23 7	22 6	21 5	20 4	3	18	17	0
	type RO, of							1 .	, ,				_		
,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
													STOPRIS	STARTRIS	DATARIS
I2CSMIS,	, type RO, of	fset 0x814	, reset 0x0(000.0000											
													STOPMIS	STARTMIS	DATAMIS
I2CSICR,	, type WO, of	fset 0x818	, reset 0x0	000.000											
													STOPIC	STARTIC	DATAIC
I2CSOAF	R2, type R/W	offset 0x8	31C, reset 0	0000.0000x0)										
								OAR2EN				OAR2			
I2CSACK	(CTL, type R	/W, offset	0x820, rese	#t 0x0000.00	100										
														AO(O) (1)	ACKOE:
			#2c: :											ACKOVAL	ACKUEN
	ntegrated		(I ² C) Inte	erface											
I ² C Sta	itus and C	Control													
	ase: 0x4002														
	ase: 0x4002														
	ase: 0x4002 ase: 0x4002														
I2C 4 ba	ase: 0x4000	0.0000													
	ase: 0x4000														
I2CPP, ty	pe RO, offse	t 0xFC0, r	eset 0x0000	J.0001				1							
															110
10000 4	DO -#-	- 4 0 - FO4 -													HS
IZCPC, ty	pe RO, offse	et UXFC4, i	eset uxuuu	0.0000								1			
															HS
• •			. (0.44)												по
CAN0 b	ase: 0x400 ase: 0x400	4.0000	k (CAN)	Module											
			O rooot Oxi	0000 0001 /c	200 0000 1	1005)									
CANCIL	, type R/W, o	iiset uxuu	u, reset uxu	1000.0001 (S	iee page i	095)									
								TEST	CCE	DAR		EIE	SIE	IE	INIT
CANSTS	, type R/W, o	ffeat 0v00	4 roset Oví	0000 0000 /6	200 page 1	1007)		ILSI	COL	DAIX		-:	SIL	112	IIVII
CANSIS	, type R/vv, C	iiset uxuu	4, 16561 070	/000.0000 (s	iee page 1	091)									
								BOFF	EWARN	EPASS	RXOK	TXOK		LEC	
CANERR	R, type RO, o	ffset 0x008	8. reset 0x0	000.0000 (s	ee page 1	100)									
	, ,,,		,		11 13	1									
RP				REC							TI	EC			
	type R/W, of	fset 0x00C	c, reset 0x0	000.2301 (s	ee page 1	101)		-							
				, ,											
		TSEG2			TS	EG1		S	JW			В	RP		
CANINT,	type RO, off	set 0x010,	reset 0x00	00.0000 (se	e page 11	02)									
,															
							IN	ITID							
CANTST,	type R/W, o	ffset 0x01	4, reset 0x0	000.0000 (s	ee page 1	103)									
								RX	T	X	LBACK	SILENT	BASIC		
CANBRP	E, type R/W,	offset 0x0)18, reset 0:	x0000.0000	(see page	1105)									
CANBRP	PE, type R/W,	offset 0x0	018, reset 0	×0000.0000	(see page	1105)									

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANIF1CE	RQ, type R/	W, offset 0	x020, reset	0x0000.00	01 (see pa	ge 1106)									
BUSY												MN	UM		
CANIF2CE	RQ, type R/	W, offset 0	x080, reset	0x0000.00	01 (see pa	ge 1106)									
BUSY												MN	UM		
CANIF1CI	MSK, type F	R/W, offset	0x024, res	et 0x0000.0	0000 (see p	age 1107)									
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	NEWDAT / TXRQST	DATAA	DATAB
CANIF2CI	MSK, type F	R/W. offset	0x084. resi	et 0x0000.0	1000 (see n	age 1107)									
-,		,	1,100		(000 p										
													NEWDAT /		
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	TXRQST	DATAA	DATAB
CANIF1M	SK1, type F	/W, offset	0x028, rese	et 0x0000.F	FFF (see p	age 1110)									
							M	SK							
CANIF2M	SK1, type F	/W, offset	0x088, rese	et 0x0000.F	FFF (see p	age 1110)									
							M	SK							
CANIF1M	SK2, type F	/W, offset	0x02C, res	et 0x0000.F	FFF (see p	age 1111)									
MXTD	MDIR								MSK			•			
CANIF2M	SK2, type F	W, offset	0x08C, res	et 0x0000.F	FFF (see p	age 1111)									
MXTD	MDIR								MSK						
CANIF1AF	RB1, type R	/W, offset	0x030, rese	t 0x0000.0	000 (see pa	age 1113)									
							I	D				•			
CANIF2AF	RB1, type R	/W, offset	0x090, rese	t 0x0000.0	000 (see pa	age 1113)									
							I	D				•			
CANIF1AF	RB2, type R	/W, offset	0x034, rese	t 0x0000.0	000 (see pa	age 1114)									
MSGVAL	XTD	DIR							ID						
CANIF2AF	RB2, type R	/W, offset	0x094, rese	t 0x0000.0	000 (see pa	age 1114)									
MSGVAL	XTD	DIR							ID						
CANIF1M	CTL, type F	/W, offset	0x038, rese	et 0x0000.0	000 (see p	age 1116)									
NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					DI	_C	
CANIF2M	CTL, type F	/W, offset	0x098, rese	et 0x0000.0	000 (see p	age 1116)									
NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					DI	_C	
CANIF1D	41, type R/\	N, offset 0	k03C, reset	0x0000.00	00 (see pa	ge 1119)									
							DA	TA							
CANIF1DA	A2, type R/\	N, offset 0	k040, reset	0x0000.000	00 (see pag	je 1119)									
							DA	TA							
CANIF1DE	B1, type R/\	N, offset 0	x044, reset	0x0000.000	00 (see pag	je 1119)									
							DA	TA							

24	20	20	20	27	26	25	24	20	22	24	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
			x048, reset				0		0] "		'	0
7,	, t yp o .u.	.,			(occ pag	,									
							D	ATA							
CANIF2DA	\1, type R/\	N, offset 0	x09C, reset	0x0000.00	00 (see pag	je 1119)									
		-													
							D	ATA							
CANIF2DA	\2, type R/\	N, offset 0	x0A0, reset	0x0000.00	00 (see pag	je 1119)									
							D	ATA			'				
CANIF2DE	31, type R/\	N, offset 0	x0A4, reset	0x0000.00	00 (see pag	je 1119)									
							D	ATA							
CANIF2DE	32, type R/\	N, offset 0	x0A8, reset	0x0000.00	00 (see pag	je 1119)									
							D	ATA							
CANTXRQ	1, type RO	, offset 0x	100, reset 0	x0000.0000	(see page	1120)									
							TXF	RQST							
CANTXRQ	2, type RO	, offset 0x	104, reset 0	x0000.0000) (see page	1120)									
							IXI	RQST							
CANNWDA	A1, type R0), offset 0:	x120, reset	0x0000.000	0 (see page	e 1121)									
							NEV	ND AT							
CANINIA/D	42 tuna D(2 affact 0:	v424 ====+	00000 000	0 /222 222	- 1101)	INEV	VDAT							
CANNWDA	Az, type Rt), onset u	x124, reset	UXUUUU.UUU	v (see page	2 1121)									
							NEV	 VDAT							
CANMSG1	IINT type F	20 offset	0x140, rese	t 0×0000 00	IOO (see na	ne 1122)	1121	10/11							
OAITIII OO I	inti, type i	10, 011001	UX 140, 1000		(occ pa	90 1122)									
							INT	I PND							
CANMSG2	2INT. type F	RO. offset	0x144, rese	t 0x0000.00	100 (see pa	ge 1122)									
	, 31		,		(333)	,									
							INT	PND							
CANMSG1	IVAL, type	RO, offset	0x160, res	et 0x0000.0	000 (see pa	age 1123)									
						,									
							MS	GVAL							
CANMSG2	2VAL, type	RO, offset	0x164, res	et 0x0000.0	000 (see pa	age 1123)									
							MS	GVAL							
	al Seria 005.0000		SB) Con	troller											
			x000, reset	0x00 (see p	age 1146)										
				, <u>F</u>	/							FUNCADD	ıR		
USBPOWE	ER, type R/	W, offset (0x001, reset	0x20 (OTG	A / Host N	Mode) (see	page 1147)							
				•		. ,	- '					RESET	RESUME	SUSPEND	PWRDNPHY
USBPOWE	ER, type R/	W, offset ()x001, reset	0x20 (OTG	B / Device	e Mode) (se	ee page 11	47)					1	1	
				<u> </u>			-	ISOUP	SOFTCONN			RESET	RESUME	SUSPEND	PWRDNPHY
USBTXIS,	type RO, o	ffset 0x00	2, reset 0x0	1000 (see pa	age 1150)							-	1		
					- ,			EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
USBRXIS,	type RO, c	offset 0x00	4, reset 0x0	0000 (see pa	age 1152)							1	1		
,	,							EP7	EP6	EP5	EP4	EP3	EP2	EP1	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXIE,	type R/W, o	offset 0x00	06, reset 0xf	FFFF (see p	page 1153)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
USBRXIE,	type R/W,	offset 0x00	08, reset 0xl	FFFE (see	page 1155)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBIS. tvn	ne RO. offs	et 0x00A. ı	reset 0x00 (OTG A / Ho	ost Mode) (s	see page 1	1156)					1			
, - , - , - , - , - , - , - , - ,		,					,	VBUSERR	SESREQ	DISCON	CONN	SOF	BARRI F	RESUME	
IISBIS tun	no PO offer	ot 0×00 A	reset 0x00 (OTG B / D	ovice Mede	\ (see page	1156)	12002.41	OLONEQ	2.000.1		1 00.	D7 10022		
озыз, тур	Je KO, Ulisi	et uxuum, i	leset uxuu (010 07 00	evice wiode,) (see page	5 1130)			DISCON		SOF	RESET	DECLIME	SUSPEND
HEDIE 6.	- D/M -#-	-4 0×00B	t 0×0C	OTC A / II	last Made)	(000 0000	1150)			DISCON		306	RESET	RESUME	SUSPEND
озые, тур	De R/VV, OHS	et uxuub,	reset 0x06	(OIGA/F	iost wode)	(see page	1159)	V EU IOEED	050550	DIOCONI	00111		DADDLE	DEGUME	
								VBUSERR	SESREQ	DISCON	CONN	SOF	BABBLE	RESUME	
USBIE, typ	pe R/W, offs	set 0x00B,	reset 0x06	(OTG B / D	evice Mode	e) (see pag	je 1159)					1			
										DISCON		SOF	RESET	RESUME	SUSPEND
USBFRAM	IE, type RO	, offset 0x	00C, reset (0x0000 (se	e page 1162	?)									
										FRAME					
USBEPIDX	(, type R/W	offset 0x	00E, reset 0	x00 (see p	age 1163)										
													EF	NDX	
USBTEST,	type R/W,	offset 0x0	0F, reset 0x	00 (OTG A	/ Host Mod	e) (see pa	ge 1164)								
								FORCEH	FIFOACC	FORCEFS					
USBTEST,	type R/W,	offset 0x0	0F, reset 0x	00 (OTG B	/ Device Mo	ode) (see p	page 1164)							
									FIFOACC	FORCEFS					
USBFIFO0	type R/W	offset 0x0	020, reset 0:	×0000.0000) (see page	1166)									
	, ., po ,	000. 0	, 10001 07		(occ page	,	FB	DATA							
								DATA							
LISPEIEO1	tuno D/M	offoot Ovi	024, reset 0	~0000 0000) (ago pago	1166\									
USBFIFUI	, type R/vv,	Oliset uxt	024, Teset 07	x0000.0000	(see page	1100)		DATA							
								DATA							
							EP	DATA							
USBFIFO2	, type R/W,	offset 0x0	028, reset 0:	k0000.0000	(see page	1166)									
								DATA							
							EP	DATA							
USBFIFO3	, type R/W,	offset 0x0	02C, reset 0	x0000.0000	(see page	1166)									
							EP	DATA							
							EP	DATA							
USBFIFO4	, type R/W,	offset 0x0	030, reset 0	k0000.0000	(see page	1166)									
							EP	DATA							
							EP	DATA							
USBFIFO5	, type R/W,	offset 0x0	034, reset 0	k0000.0000	(see page	1166)									
							EP	DATA							
							EP	DATA							
USBFIFO6	type R/W,	offset 0x0	038, reset 0	x0000.0000	(see page	1166)									
							EP	DATA							
							EP	DATA							
USBFIF07	, type R/W,	offset 0x0	03C, reset 0	x0000.0000	0 (see page	1166)									
						•	EP	DATA							
							EP	DATA							
USBDEVC	TL. type R/	W. offset (0x060, reset	t 0x80 (see	page 1167)										
	, -, p-0 - 10	,	,	(000	, . 5 /			DEV	FSDEV	LSDEV	VF	BUS	HOST	HOSTREO	SESSION
USBTYFIE	OSZ type !	R/W offer	t 0x062, res	et Oyoo (ee	e nage 116	9)					•		155.		1220.011
CODIAFIF	ن درور ریان ا	WW, OHSE	. 0.002, 165	er avan (Se	c page 110	<i>J</i>					DDD			170	
HODEVE	.007 :	D/M //	4.0-066	-4022 /		.0)					DPB			IZE	
USBRXFIF	USZ, type	K/W, offse	et 0x063, res	set 0x00 (se	ee page 116	9)									
											DPB		S	IZE	
USBTXFIF	OADD, typ	e R/W, offs	set 0x064, r	eset 0x000	0 (see page	1170)									
											ADDR				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXFII	IFOADD, typ	e R/W, off	set 0x066,	reset 0x000	00 (see pag	e 1170)									
											ADDR				
USBCON	TIM, type R	/W, offset	0x07A, rese	et 0x5C (se	e page 117	1)									
									WTO	CON			W	TID	
USBVPLE	EN, type R/V	V, offset 0	x07B, reset	0x3C (see	page 1172)										
											VP	LEN			
USBFSEC	OF, type R/V	V, offset 0x	(07D, reset	0x77 (see p	page 1173)										
											FSE	OFG			
USBLSEC	OF, type R/V	V, offset 0x	07E, reset	0x72 (see p	page 1174)										
											LSE	OFG			
USBTXFU	JNCADDR0,	type R/W	offset 0x0	80, reset 0	k00 (see pa	ge 1175)									
						,						ADDR			
USBTXFU	JNCADDR1,	type R/W	offset 0x0	88. reset 0:	k00 (see pa	ge 1175)									
				.,	. (pa.	/						ADDR			
USBTXFII	JNCADDR2,	type R/W	offset 0x0	90, reset N	k00 (see na	ge 1175)									
		,	,	,	(000 pa)	J						ADDR			
USBTYFU	JNCADDR3,	type P/M	offset five	98 recet for	rnn (see na	ne 1175)									
SOBIALO		.Jpc 10 44	, 511031 040	23, 10361 07	tocc pa	90 11/0/						ADDR			
HERTYELL	JNCADDR4,	type D/M	offeet five	An reset n	v00 (see se	ge 1175)						אטטע			
JOBIAFU	UADDR4,	A SPERVIN	, Jiiset UXU	AU, IUSUL U	van (see ha	9C 11/0)						ADDR			
HEDTYFH	INCADDDE	turna D/M	offe et 0×0	A0 ====40	w00 /aaa na	~~ 117F\						ADDIX			
USBIAFU	JNCADDR5,	type K/VV	, onset uxu	Ao, reset u	xuu (see pa	ge 1175)						ADDD			
HEDTYFH	INCADDDO	turna D/M	offe et 0×0	D0 ===== 0	w00 /aaa na	~~ 117F\						ADDR			
USBIAFU	JNCADDR6,	type R/W	, onset uxu	bu, reset u	xuu (see pa	ge 1175)						ADDD			
						4475)						ADDR			
USBIXFU	JNCADDR7,	type R/W	, offset uxu	B8, reset 0	xuu (see pa	ge 11/5)			l			4000			
												ADDR			
USBIXHU	UBADDR0, t	ype R/W,	offset UXU8	2, reset uxt	o (see page	e 11/6)									
			<i></i>		• •	4470)						ADDR			
USBIXHU	UBADDR1, t	ype R/vv,	onset uxua	A, reset ux	uu (see pag	e 1176)						4000			
												ADDR			
USBIXHU	UBADDR2, t	ype R/W,	offset uxu9	2, reset uxt	o (see page	e 11/6)									
												ADDR			
USBIXHU	UBADDR3, t	ype R/W,	offset uxu9	A, reset ux	uu (see pag	e 11/6)			I						
					•• /	4470						ADDR			
USBTXHU	UBADDR4, t	ype R/W,	ortset 0x0A	∡, reset 0x	υυ (see pag	e 1176)			1						
					/							ADDR			
USBTXHU	UBADDR5, t	ype R/W,	offset 0x0A	A, reset 0x	wo (see pag	je 1176)			1						
												ADDR			
USBTXHU	UBADDR6, t	ype R/W,	offset 0x0B	2, reset 0x	00 (see pag	e 1176)									
												ADDR			
USBTXHU	UBADDR7, t	type R/W,	offset 0x0B	A, reset 0x	.00 (see pag	je 1176)			1						
												ADDR			
USBTXHU	UBPORT0, t	ype R/W, o	offset 0x08	3, reset 0x0	00 (see page	1177)									
												PORT			
USBTXHU	UBPORT1, t	ype R/W, o	offset 0x08	B, reset 0x0	00 (see pag	e 1177)									
												PORT			
USBTXHU	UBPORT2, t	ype R/W, o	offset 0x09	3, reset 0x0	00 (see page	1177)									
												PORT			
USBTXHU	UBPORT3, t	ype R/W, o	offset 0x09	B, reset 0x0	00 (see pag	e 1177)									
												PORT			
USBTXHU	UBPORT4, t	ype R/W, o	offset 0x0A	3, reset 0x0	00 (see pag	e 1177)									
												PORT			

24	20	20	20	27	26	OF.	24	1 22	22	24	20	10	10	17	16
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19	18	17	16 0
			offset 0x0AE		_				5		7			'	
OODIANO	Di Oitio, t	ype 1011, 0	IISEL OXUAL	J, 16361 0X	oo (see pag	C 1177)						PORT			
USBTXHU	BPORT6. t	vpe R/W. o	offset 0x0B3	3. reset 0x0	00 (see page	⇒ 1177)									
		, .		,		,						PORT			
USBTXHU	BPORT7, t	ype R/W, o	ffset 0x0BE	3, reset 0x0	00 (see page	e 1177)									
												PORT			
USBRXFU	NCADDR1	, type R/W,	offset 0x08	BC, reset 0:	x00 (see pa	ge 1178)									
												ADDR			
USBRXFU	NCADDR2	, type R/W,	offset 0x09	94, reset 0	x00 (see pag	ge 1178)									
												ADDR			
USBRXFU	NCADDR3	, type R/W,	offset 0x09	9C, reset 0	x00 (see pa	ge 1178)									
												ADDR			
USBRXFU	NCADDR4	, type R/W,	offset 0x0/	A4, reset 0	x00 (see pa	ge 1178)									
												ADDR			
USBRXFU	NCADDR5	, type R/W,	offset 0x0/	AC, reset 0	x00 (see pa	ige 1178)									
												ADDR			
USBRXFU	NCADDR6	, type R/W,	offset 0x0E	B4, reset 0	x00 (see pa	ge 1178)									
												ADDR			
USBRXFU	NCADDR7	, type R/W,	offset 0x0I	BC, reset 0)x00 (see pa	ige 1178)									
												ADDR			
USBRXHU	BADDR1,	type R/W, o	offset 0x08E	E, reset 0x0	00 (see pag	e 1179)						ADDD			
HEDDYHII	IBADDB2 (tuno D/M	offoot Ov006	rooot Ov	00 /200 page	1170\						ADDR			
USBKAHU	BAUURZ,	type R/vv, c	offset 0x096	s, reset uxt	oo (see page	2 1179)						ADDR			
IISRRYHII	IRADDR3	tyne P/W	offset 0x09E	F reset Ovi	nn (see nag	a 1170)						ADDIX			
COBICATIO	DADDING,	type id ii, t	oniset oxosi	_, 16361 070	oo (see pag	C 1173)						ADDR			
USBRXHU	BADDR4. 1	tyne R/W.	offset 0x0A	6. reset 0x1	00 (see pag	e 1179)						ADDIT			
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		o, 1000t ox	v (occ pag							ADDR			
USBRXHU	BADDR5,	type R/W, o	offset 0x0Al	E, reset 0x	00 (see pag	e 1179)									
						,						ADDR			
USBRXHU	BADDR6,	type R/W, o	offset 0x0B	6, reset 0x	00 (see pag	e 1179)									
												ADDR			
USBRXHU	BADDR7,	type R/W,	offset 0x0Bl	E, reset 0x	00 (see pag	e 1179)									
												ADDR			
USBRXHU	BPORT1, t	ype R/W, o	offset 0x08F	, reset 0x0	00 (see page	1180)									
												PORT			
USBRXHU	BPORT2, t	type R/W, o	offset 0x097	, reset 0x0	00 (see page	1180)									
												PORT			
USBRXHU	BPORT3, t	type R/W, o	offset 0x09F	, reset 0x0	00 (see page	1180)									
												PORT			
USBRXHU	BPORT4, t	type R/W, o	offset 0x0A7	7, reset 0x(00 (see page	e 1180)						DOCT			
Hebbyin	IDDODTS :	D/4/			20 /22	. 1100\						PORT			
OPRKXHU	ю РОК 15, t	ype R/W, C	offset 0x0Al	r, reset ux(u (see page	# 118U)						PORT			
IISBBYUII	BPORTS 4	tyne P/M -	offset 0x0B7	7 reest Net	00 (999 233	2 118N\						FUKI			
CODINATIO	DI OK 10, 1	., pe 10 vv, C	set UAUD	. , 16361 UX	oo (ace page	. 1100)						PORT			
USBRXHII	BPORT7 1	vpe R/W	offset 0x0BI	F. reset 0×0	00 (see page	e 1180)						. 0.01			
352110110	J. J. 17, 1	., , , , , , , , , , , , , , , , , , ,		. ,	- 3 (occ page							PORT			
USBTXMA	XP1, type	R/W, offset	t 0x110, res	et 0x0000	(see page 1	181)						. 2			
	, -5 -0	, 51130	1,130			· •				MAXLOAD					
USBTXMA	XP2, type	R/W, offset	t 0x120, res	et 0x0000	(see page 1	181)									
		,	,		5	*				MAXLOAD					

31	30	29	28	27	26	25	24	22	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	23 7	6	21 5	4	3	2	17	0
			t 0x130, res							Ū	· ·		_		
	.,.,,	,			(MAXLOAD					
USBTXMA	AXP4, type	R/W, offse	t 0x140, res	et 0x0000 (see page 1	181)									
										MAXLOAD					
USBTXMA	AXP5, type	R/W, offse	t 0x150, res	et 0x0000	(see page 1	181)									
										MAXLOAD					
USBTXMA	AXP6, type	R/W, offse	t 0x160, res	et 0x0000	(see page 1	181)									
										MAXLOAD					
USBTXMA	AXP7, type	R/W, offse	t 0x170, res	et 0x0000	(see page 1	181)									
										MAXLOAD					
USBCSRL	₋0, type W1	C, offset 0	x102, reset	0x00 (OTG	A / Host N	lode) (see	page 1182)								
								NAKTO	STATUS	REQPKT	ERROR	SETUP	STALLED	TXRDY	RXRDY
USBCSRL	_0, type W1	C, offset 0	x102, reset	0x00 (OTG	B / Device	Mode) (se	ee page 118	2)							
								SETENDC	RXRDYC	STALL	SETEND	DATAEND	STALLED	TXRDY	RXRDY
USBCSRI	10, type W1	C, offset 0	x103, reset	0x00 (OTG	A / Host N	Mode) (see	page 1186)								
													DTWE	DT	FLUSH
USBCSRF	10, type W1	C, offset 0	x103, reset	0x00 (OTG	B / Device	e Mode) (s	ee page 118	6)							
				-	1100										FLUSH
USBCOU	N I U, type R	O, offset u	x108, reset	UXUU (see	page 1188)							COLINIT			
HEBTYDE	0 tune D/4	l offeet Ou	104 =====	0,00 (000 m	200 1100)							COUNT			
USBITPE	to, type K/V	v, onset ux	10A, reset	uxuu (see p	age 1169)			SPE	ED						
IISBNAKI	MT type P	/W offeet	0x10B, rese	ot 0v00 (see	nage 1100))		3FI							
OODIVAN	ini, type it	, onser	0X10D, 1636	30,000 (300	page 1150	,,							NAKLMT		
USBTXCS	SRL1. type I	R/W. offset	0x112, res	et 0x00 (OT	ΓG A / Host	Mode) (se	e page 119	1)					10 0 0		
	, ,,,,,	,	, , , , , , , , , , , , , , , , , , , ,			, (NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL2, type I	R/W, offset	0x122, res	et 0x00 (O1	ΓG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL3, type I	R/W, offset	0x132, res	et 0x00 (O1	ΓG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL4, type I	R/W, offset	0x142, res	et 0x00 (O	ΓG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL5, type I	R/W, offset	0x152, res	et 0x00 (O	ΓG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	RL6, type I	R/W, offset	0x162, res	et 0x00 (O1	ΓG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL7, type I	R/W, offset	0x172, res	et 0x00 (O1	TG A / Host	Mode) (se	ee page 119	1)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL1, type I	R/W, offset	0x112, res	et 0x00 (OT	TG B / Devi	ce Mode)	see page 11	191)	a ·			I =			
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	KL2, type l	K/W, offset	t 0x122, res	et 0x00 (O1	IG B / Devi	ce Mode)	(see page 1	191)	CLDDT	CTALLES	OTAL!	FLUCT	LINDEN	FIFOR	TVDDV
HERTYCO	NDI 2 5	D/M -#- 1	0.420	-4.002.40	FC B / D= :	aa Mada'	/aaa n 1:	101)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIACS	or∟o, type i	TAVV, OTTSET	t 0x132, res	et uxuu (U	I G D / DeVI	ce woae)	see page 1	191)	CLEDT	STALLED	CTALL	ELLIGH	LINDDN	EIEONE	TYPDV
HSBTYCS	RIA tuno l	R/M offeet	0x142, res	et Oven (C	re B / Dovi	co Modo)	(see nage 1)	191)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
2021703	∟, type i	, UIISEI	. JA 172, 185	C. UXUU (U)	. J Devi	ce mode)	occ page 1		CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
LISBTYCS	RI5 type I	R/W offeat	0x152, res	et OxOO (CT	FG R / Davi	ce Mode)	(see nade 1	191)	OLINDI	STALLED	UIALL	120011	CIADICIA	. II ONE	IVIVDI
JUDIAUS	, type i	, UIISEI	. UA 102, 185	C. 0.00 (O	. 5 5 / 5641	os moue)	occ page 1	,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL6, type I	R/W. offset	0x162, res	et 0x00 (07	ΓG B / Devi	ce Mode)	(see page 1°	191)	02.001	3	J., ILL	1 . 230.1	051414	5112	
	, ., po	, 0.1001					bago 1	,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL7. type I	R/W. offset	0x172, res	et 0x00 (01	ΓG B / Devi	ce Mode)	(see page 1°	191)			==	1 5			
	, ., ,,	, 550						/	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY

21	20	20	20	07	26	25	24	22	22	24	20	10	10	17	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16
			t 0x113, res	l				1	0	3	4] 3	2		
USBIACS	экпі, іуре	K/VV, OIISE	t ux 113, 1es	et uxuu (O	IG A / HUS	t wode) (se	e page 118	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
HERTYCE	SDUO time	D/M offers	4 Ov 400		TC A / II a a	4 Mada) (22				MODE	DIVIALIN	ן רטו	DIVIAIVIOD	DIWE	וט
USBIACS	ъкп∠, туре	R/VV, OIISE	t 0x123, res	et uxuu (O	IG A / HOS	t wode) (se	e page 11s	AUTOSET		MODE	DMAEN	EDT	DMAMOD	DTME	DT
HERTYCE	SDU2 time	D/M offers	4 0 1 4 2 2 2 2 2		TC A / II a a	4 Mada) (22				MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBIACS	окпо, туре	R/VV, OIISE	t 0x133, res	et uxuu (O	IG A / HOS	t wode) (se	e page 11s			MODE	DMAEN	EDT	DMAMOD	DTME	DT
HODTYCE	DIII 4	D/M - 55	4 04 40	-4.000.40	TO A /!!	4 841-> /	446	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBIXCS	ъкн4, туре	R/VV, OTISE	t 0x143, res	et uxuu (O	IG A / Hos	t Mode) (se	e page 11s			MODE	DMAEN	l EDT	DMAMOD	DTME	DT
		D.111 . CC						AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBIXCS	SKH5, type	R/W, offset	t 0x153, res	et uxuu (O	IG A / Hos	t Mode) (se	e page 119	,			DIMEN	l ent	DIMMOD	D.T.A.E.	DT
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH6, type	R/W, offset	t 0x163, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 119					I	TT		
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH7, type	R/W, offset	t 0x173, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 119	,							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH1, type	R/W, offset	t 0x113, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1					1	T=		
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH2, type	R/W, offset	t 0x123, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1								
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH3, type	R/W, offset	t 0x133, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1								
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH4, type	R/W, offset	t 0x143, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1	195)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH5, type	R/W, offset	t 0x153, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1	195)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH6, type	R/W, offset	t 0x163, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1	195)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	SRH7, type	R/W, offset	t 0x173, res	et 0x00 (O	TG B / Dev	ice Mode) (see page 1	195)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBRXMA	AXP1, type	R/W, offse	t 0x114, res	set 0x0000	(see page '	1199)									
										MAXLOAD	1				
USBRXMA	AXP2, type	R/W, offse	t 0x124, res	set 0x0000	(see page	1199)									
										MAXLOAD					
USBRXMA	AXP3, type	R/W, offse	t 0x134, res	set 0x0000	(see page	1199)									
										MAXLOAD	1				
USBRXMA	AXP4, type	R/W, offse	t 0x144, res	set 0x0000	(see page	1199)									
										MAXLOAD	1				
USBRXMA	AXP5, type	R/W, offse	t 0x154, res	set 0x0000	(see page	1199)									
										MAXLOAD	1				
USBRXM/	AXP6, type	R/W, offse	t 0x164, res	set 0x0000	(see page	1199)									
										MAXLOAD					
USBRXM/	AXP7, type	R/W, offse	t 0x174, res	set 0x0000	(see page	1199)									
										MAXLOAD					
USBRXCS	SRL1, type	R/W, offset	t 0x116, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 120	00)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR /	ERROR	FULL	RXRDY
												NAKTO			
USBRXCS	SRL2, type	R/W, offset	t 0x126, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 120	00)							T
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL3. tvne	R/W. offset	t 0x136, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 120	00)				1			
	, .,pc	, 51106			1103	2 40) (30	290 120	1				DATAERR /			- v
								CLRDT	STALLED	REQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXCS	SRL4, type	R/W, offset	0x146, res	et 0x00 (O	ΓG A / Hos	t Mode) (se	e page 120	 D0)							
									CTALLED	DEODKT	FLUCII	DATAERR /	EDDOD	F.III.	DVDDV
								CLRDT	STALLED	REQPKI	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL5, type	R/W, offset	0x156, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 120	00)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
HEBBYCS	SRL6, type	D/M offect	0v166 ros	ot 0×00 (O	TG A / Hos	t Modo) (se	no page 120	20)				IVAICIO			
OODINAOC	JILLO, LYPE	ivv, onset	0.00,163	O) 00x0 10	10 A / 1103	t mode) (sc	c page 120					DATAERR /			
								CLRDT	STALLED	REQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL7, type	R/W, offset	0x176, res	et 0x00 (O	ΓG A / Hos	t Mode) (se	e page 120	00)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR /	ERROR	FULL	RXRDY
HODDYOG	DI 4 4	D04 -#4	0-110	-4.000.(07	TO D / D			1000)				NAKTO			
USBRXCS	SRL1, type	R/W, offset	0x116, res	et 0x00 (O	G B / Devi	ice Mode) (see page 1	· ·	OTALLED	OTALL	FLUOU	DATAEDD	OVED.	F	DVDDV
HEDDYCE	SDI 2 from a	D/M offeet	0:400 ===	-4 0~00 (0	FC B / David	ina Mada)	· ·	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRACS	SRL2, type	r/w, onset	ux126, res	et uxuu (O	IG B / Devi	ice wode)	see page	· ·	CTALLED	CTALL	FLUCII	DATAEDD	OVED.	FIII.	DVDDV
HODDYOG	DI 0 4	D04 -#4	0-100	-4.000.(0	FO D / Di		·	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USDKAUS	SRL3, type	r./vv, onset	UX 136, FES	et uxuu (O	I G B / DeVi	ice wode)	see page 1	CLRDT	STALLED	QTALL	ELLICIT	DATAEDD	OVED	E1111	DVDDV
IISBBACC	SRL4, type	P/W offers	0v146 ====	of Ovon (O	IG B / David	ica Mada)	'coo naaa 1		STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRACE	ort4, type	R/VV, OIISEL	. UX 146, 165	et uxuu (O	IG B / Devi	ice Mode)	see page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL5, type	R/W offset	0x156 res	et 0x00 (O	TG B / Devi	ice Mode)	see nage 1		OTALLED	OTALL	1 20011	DAIALIN	OVER	1 OLL	TOTAL
CODITION	ortzo, typo	1011, 011001	0x100,100	0) 0000 10		ioc inioac,	occ page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL6, type	R/W offset	0x166 res	et 0x00 (O	TG B / Devi	ice Mode)	see nage 1		OTTLLED	OTALL	1 20011	Druration	OVER	1 OLL	TOTAL
CODITION	orteo, typo	1011, 011001	0x100,100	0) 0000 10		ioc inioac,	occ page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL7, type	R/W. offset	0x176. res	et 0x00 (O	ΓG B / Devi	ice Mode)	see page 1								
	, .,,,,	,					pg-	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRH1, type	R/W. offset	t 0x117. res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12						-	-	
	, 7,	,				, (- F-3		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH2, type	R/W, offset	t 0x127, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12								
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH3, type	R/W, offset	t 0x137, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12	05)				1			
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH4, type	R/W, offset	t 0x147, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12	05)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH5, type	R/W, offset	t 0x157, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12	05)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH6, type	R/W, offset	t 0x167, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12	05)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH7, type	R/W, offset	t 0x177, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 12	05)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH1, type	R/W, offset	t 0x117, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page '	1205)							
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
HODEVS	DUG :	DAN "	. 0. 46=	-4.000 (5:	TO D / D		/ ··				PIDERR				
USBRXCS	SRH2, type	R/W, offset	t 0x127, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page	1205)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH3, type	R/W, offset	t 0x137, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page	1205)	-			1			
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
									130	DIVIALIN	PIDERR	DIVINIVIOD			
USBRXCS	SRH4, type	R/W, offset	t 0x147, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page	1205)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH5, type	R/W, offset	t 0x157. res	et 0x00 (O	TG B / Dev	ice Mode)	(see page	1205)	1			ı			
	., ., .,	, 230	,			,			100	DMACE	DISNYET /	DMANAGE			
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			

								T							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19	18	17	16
									О	5	4	3		Т	U
USBRXCS	SRH6, type	R/W, offse	t 0x167, res	set uxuu (O	IG B / Devi	ce Mode)	see page	1205)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH7, type	R/W, offse	t 0x177, res	set 0x00 (O	TG B / Devi	ce Mode)	see page	1205)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCO	OUNT1, typ	e RO, offse	et 0x118, re	set 0x0000	(see page	1209)									
									COUNT						
USBRXCO	OUNT2, typ	e RO, offse	et 0x128, re	set 0x0000	(see page	1209)									
									COUNT						
USBRXCO	OUNT3, typ	e RO, offse	et 0x138, re	set 0x0000	(see page	1209)									
		DO "			.,	1000)			COUNT						
USBRXCC	OUNT4, typ	e RO, offse	et 0x148, re	set 0x0000	(see page	1209)			COLINIT						
HEBBYCC	OUNTE turn	o BO offer	ot 0v159 ro	aat 0v0000	(000 page)	1200)			COUNT						
JOBRACC	OUNT5, typ	e KU, OTISE	∍. UX138, ľe	set uxuuuu	(see page	1209)			COUNT						
USBRYCO	OUNT6, type	e RO offer	ot 0x168 ro	set Ovono	(see nage	1209)			COUNT						
SOBANOC	551416, typ	o ivo, onse	0. 100, 10	OSL VAUUUU	(see page	.200)			COUNT						
USBRXCO	OUNT7, type	e RO. offse	et 0x178. re	set 0x0000	(see page	1209)									
	, , , , , , , , , , , , , , , , , , ,				(p9-	,			COUNT						
USBTXTY	PE1, type F	R/W, offset	0x11A, res	et 0x00 (se	e page 1210	D)									
						<u>*</u>		SPE	ED	PR	ОТО		Т	EP	
USBTXTY	PE2, type F	R/W, offset	0x12A, res	et 0x00 (se	e page 121	0)									
								SPE	ED	PR	ОТО		Т	EP	
USBTXTY	PE3, type F	R/W, offset	0x13A, res	et 0x00 (se	e page 121	0)		'							
								SPE	ED	PR	ОТО		Т	EP	
USBTXTY	PE4, type F	R/W, offset	0x14A, res	et 0x00 (se	e page 121	0)									
								SPE	ED	PR	ОТС		Т	EP	
USBTXTY	PE5, type F	R/W, offset	0x15A, res	et 0x00 (se	e page 121	0)									
								SPE	ED	PR	ОТО		Т	EP	
USBTXTY	PE6, type F	R/W, offset	0x16A, res	et 0x00 (se	e page 121	0)									
								SPE	ED	PR	ОТО		Т	EP	
USBTXTY	PE7, type F	R/W, offset	0x17A, res	et 0x00 (se	e page 121	0)									
			·			1010)		SPE	EED	PR	ОТО		ı	EP	
USBIXIN	TERVAL1, t	ype R/W, c	offset UX11E	s, reset uxu	(see page	1212)					TYPOLI	/ NAKLMT			
HEDTVINI	TEDVAL 2 +	uno D/M o	ffoot 0v12E	2 rooot Ov	M (222 page	1212)					IXFOLL	/ NANLIVI I			
OSBIAN	TERVAL2, t	ype Krvv, C	JIISEL UX IZL	s, reset oxc	(see page	: 1212)					TXPOLI	/ NAKLMT			
USBTXIN	TERVAL3, t	vpe R/W. c	offset 0x13E	3. reset 0x0	0 (see page	1212)					TAI OLL	710 (())			
	,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,	- (p-g-	, , , , ,					TXPOLL	/ NAKLMT			
USBTXIN	TERVAL4, t	ype R/W, c	offset 0x14E	3, reset 0x0	0 (see page	1212)									
											TXPOLL	/ NAKLMT			
USBTXIN	TERVAL5, t	ype R/W, c	offset 0x15E	3, reset 0x0	00 (see page	1212)									
											TXPOLL	/ NAKLMT			
USBTXIN	TERVAL6, t	ype R/W, o	offset 0x16E	3, reset 0x0	00 (see page	1212)									
											TXPOLL	/ NAKLMT			
USBTXIN	TERVAL7, t	ype R/W, c	offset 0x17E	3, reset 0x0	(see page	1212)									
											TXPOLL	/ NAKLMT			
USBRXTY	PE1, type I	R/W, offset	0x11C, res	et 0x00 (se	e page 121	3)									
								SPE	ED	PR	ОТО		Т	EP	
USBRXTY	PE2, type I	R/W, offset	0x12C, res	set 0x00 (se	ee page 121	3)									
								SPE	ED	PR	ОТО		Т	EP	

0.4	20		00	T 07	00	05	0.4	1 00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20 4	19 3	18	17 1	16 0
	PE3, type R							<u>'</u>			7		-	<u> </u>	
	, ., .,	,	, , , , , , , , , ,		page :-			SP	EED	PRO	то		TE	 EP	
USBRXTY	PE4, type R	R/W, offset	t 0x14C, res	set 0x00 (se	ee page 121	13)									
								SP	EED	PRO	то		TE	ΞP	
USBRXTY	PE5, type R	R/W, offset	t 0x15C, res	set 0x00 (se	ee page 121	13)						1			
								SP	EED	PRO	ОТО		TE	ΕP	
USBRXTY	PE6, type R	R/W, offset	t 0x16C, res	set 0x00 (se	ee page 121	13)									
								SP	EED	PRO	ОТО		TE	ΕP	
USBRXTY	PE7, type R	R/W, offset	t 0x17C, res	set 0x00 (se	ee page 121	13)									
								SP	EED	PRO	ОТО		TE	ΕP	
USBRXIN	TERVAL1, ty	ype R/W, o	offset 0x11E), reset 0x(00 (see pag	e 1215)									
											TXPOLL /	NAKLMT			
USBRXIN	TERVAL2, ty	ype R/W, o	offset 0x12E), reset 0x0	00 (see pag	e 1215)									
HODEV		P.44			00 (- 4045					TXPOLL /	NAKLMT			
USBRXIN	TERVAL3, ty	ype R/W, o	omset 0x13E	reset 0x(υυ (see pag	e 1215)					TVDOLL	/ NI N IZ! N A T			
HSBDAINL	TERVAL4, ty	vne P/M	offeat Ov14F	n reent for	00 (see noo	1215\					I APULL /	NAKLMT			
SOURVIN		, po 17/44, (JIIJUL UX I4L	s, reset uxt	oo (occ hag	D 1210)					TXPOLL	NAKLMT			
USBRXIN	TERVAL5, ty	vpe R/W. o	offset 0x15E	D. reset 0x/	00 (see pag	e 1215)					TAI OLL !	TV UKENIT			
		,		,							TXPOLL /	NAKLMT			
USBRXIN	TERVAL6, ty	ype R/W, o	offset 0x16E	D, reset 0x1	00 (see pag	e 1215)									
											TXPOLL /	NAKLMT			
USBRXIN	TERVAL7, ty	ype R/W, o	offset 0x17E	D, reset 0x(00 (see pag	e 1215)									
											TXPOLL /	NAKLMT			
USBRQPK	KTCOUNT1,	type R/W	, offset 0x3	04, reset 0	x0000 (see	page 1216))								
								UNT							
USBRQPK	KTCOUNT2,	type R/W	, offset 0x3	08, reset 0:	x0000 (see	page 1216)									
	(70011170					1010		DUNT							
USBRQPK	CTCOUNT3,	type R/W	, offset ux3	UC, reset U	xuuuu (see	page 1216		DUNT							
HEBBODK	KTCOUNT4,	tupo P/M	offeet 0v3	10 reset 0	v0000 (see	page 1216)		JUNI							
USBRQFR	110001114,	, type R/VV	, onset oxs	io, reset of	XUUUU (SEE	page 1210,		UNT							
USBRQPK	KTCOUNT5,	type R/W	. offset 0x3	14. reset 0:	x0000 (see	page 1216)									
			,	,				UNT							
USBRQPK	KTCOUNT6,	type R/W	, offset 0x3	18, reset 0:	x0000 (see	page 1216))								
							CC	UNT							
USBRQPK	KTCOUNT7,	type R/W	, offset 0x3	1C, reset 0	x0000 (see	page 1216		DUNT							
USBRXDP	KTBUFDIS	, type R/W	I, offset 0x3	340, reset 0)x0000 (see	page 1217)								
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBTXDP	KTBUFDIS,	, type R/W	, offset 0x3	42, reset 0	x0000 (see	page 1218)								
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBEPC,	type R/W, o	offset 0x40	00, reset 0x0	0000.0000	(see page 1	219)									
HODESC	NO 4. 5.		-101	00000 00	00 /		TACT		PFLTAEN	PFLTSEN	PFLTEN		EPENDE	EP	PEN
USBEPCR	RIS, type RO	ν, oπset 0	x4U4, reset	UXUUU0.000	uu (see pag	e 1222)									
															PF
USBEPCI	M, type R/W	/. offset 0x	(408, reset (0x0000.00r	00 (see page	e 1223)									
•	, .yp= 1010	,	,		, pag	/									
															PF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBEPCIS	SC, type R/\	W, offset 0	x40C, rese	t 0x0000.00	00 (see pag	ge 1224)						ļ			
															PF
USBDRRIS	S, type RO,	offset 0x4	110, reset 0	x0000.0000	(see page	1225)									
															RESUMI
USBDRIM,	, type R/W,	offset 0x4	14, reset 0	x0000.0000	(see page	1226)									
															RESUME
USBDRISC	C, type W10	C, offset 0	x418, reset	0x0000.000	0 (see pag	e 1227)									
															RESUME
HEBGBCS	tupo P/M	offeet 0v/	11C rosot (0x0000.0003	k (see page	1228)									RESUIVIE
USBGFCS	s, type R/vv,	Oliset ux-	41C, reset c	/X0000.0003	(see page	1220)									
														DEWNODOTG	DEVMO
USBVDC.	type R/W. c	offset 0x43	30. reset 0x	0000.0000 (see page 1	229)									
,	,		, , , , , , ,			-,									
															VBDEN
USBVDCR	RIS, type RC	D, offset 0x	x434, reset	0x0000.000	0 (see pag	e 1230)									
															VD
USBVDCIN	M, type R/W	, offset 0x	(438, reset (0x0000.000	0 (see page	e 1231)									
															VD
USBVDCIS	SC, type R/	W, offset 0	x43C, rese	t 0x0000.00	00 (see pa	ge 1232)									
															VD
USBIDVRI	S, type RO	, offset 0x4	444, reset 0	0x0000.0000	(see page	1233)									
															ID
HEBIDVIM	L tuno B/M	offoot Ov	149 #000# 0	×0000 0000	(200 page	1224)									ID
OSBIDVIIVI	i, type R/vv,	Oliset UX4	+40, reset u	x0000.0000	(see page	1234)									
															ID
USBIDVIS	C. type R/V	V1C. offset	t 0x44C. res	set 0x0000.	0000 (see r	page 1235)									
	-, -, -, -	,													
															ID
USBDMAS	SEL, type R	/W, offset	0x450, rese	et 0x0033.2	211 (see pa	ige 1236)						ı			
									DM	ACTX			DM	ACRX	
'	DMA	BTX			DMA	BRX			DM	AATX			DM	AARX	
USBPP, ty	pe RO, offs	et 0xFC0,	reset 0x00	00.08D0 (se	e page 123	38)									
			EC	CNT				U	SB		PHY		T	YPE	
	Compar														
	003.C000														
ACMIS, typ	pe R/W1C,	offset 0x0	00, reset 0x	k0000.0000	(see page	1245)		1				1			
													10.00	12.1	12.2
10DIE :			10.55			,,							IN2	IN1	IN0
ACRIS, typ	oe RO, offs	et 0x004, r	reset 0x000	00.0000 (see	page 1246	5)									
													IN2	IN1	INIO
ACINTEN	type P/M	offent nunt	ne rocat co	(0000.0000	(see sees 1	1247)							IINZ	IIN I	IN0
ACINTEN,	type R/W,	UIISEL UXUL	oo, reset ux		(see page	141)									
													IN2	IN1	IN0
													111/2	11111	1110

				1				1							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACREFCT	L, type R/W	, offset 0x	010, reset	0x0000.000	0 (see page	e 1248)		1							
						- FNI	DNC						\/□		
	. 50				4.	EN	RNG						VR	EF	
ACSIAIU,	, type RO, of	ffset 0x020	u, reset uxu	J000.0000 (s	see page 1	249)		1							
														0) (A)	
	. 50				4.	240)								OVAL	
ACSIAI1,	, type RO, of	ffset UXU4	u, reset uxu	J000.0000 (s	see page 1	249)		1							
														0) (A)	
A 00TAT0	t DO	FF4-0001	0	2000 0000 (240)								OVAL	
ACSIAI2,	, type RO, of	ITSET UXU6	u, reset uxu	JUUU.UUUU (:	see page 1.	249)									
														0) (A)	
A 0.0TL 0.4	DAM - 4	F4 000	4 4 00	000 0000 (250)								OVAL	
ACCTLU, 1	type R/W, of	riset uxu24	4, reset uxu	1000.0000 (s	see page 12	250)									
				TOTAL	401	DCD.		TOLVAL	TO	ENI	1011/41	101	EN	CINIV	
ACCT! 4	turna Data d	W4 00 1	1	TOEN	ASF			TSLVAL	TS	⊏N	ISLVAL	ISI	⊏IN .	CINV	
ACC IL1, t	type R/W, of	iset uxu44	+, reset ux0	,000.0000 (s	see page 12	200)									
				TOEN	100	RCP		TSLVAL	TS	ENI	ISLVAL	ISI	EN	CINV	
ACCTI 2 4	turna DAM af	Fa a 4 0 × 0 C /	1					TOLVAL	13	EIN .	ISLVAL	131	EIN .	CINV	
ACCIL2, t	type R/W, of	rtset uxu64	4, reset uxu	1000.0000 (s	see page 12	250)									
				TOEN	ASF	PCP.		TSLVAL	TS	ENI	ISLVAL	ISI	ENI	CINV	
								TOLVAL	10	LIN	ISLVAL	101	LIN	CIIV	
	4 DO -6	E4 0F-C													
ACMPPP,	type RO, of	fset 0xFC(0, reset 0x0		see page 12	252)							C2O	C10	COO
Pulse W	Vidth Modase: 0x400	dulator 2.8000		1007.0007 (s	see page 12	252)							C2O CMP2	C1O CMP1	C0O CMP0
Pulse W PWM0 ba PWM1 ba	Vidth Modase: 0x400	dulator 12.8000 12.9000	(PWM)												
Pulse W PWM0 ba PWM1 ba	Vidth Modase: 0x400	dulator 12.8000 12.9000	(PWM)												
Pulse W PWM0 ba PWM1 ba	Vidth Modase: 0x400	dulator 12.8000 12.9000	(PWM)									GLOBALSYNC3		CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Modase: 0x400	dulator 2.8000 2.9000 offset 0x00	(PWM)	0000.0000 ((see page 1	269)						GLOBALSYNC3	CMP2	CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 offset 0x00	(PWM)	0000.0000 ((see page 1	269)						GLOBALSYNC3	CMP2	CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 offset 0x00	(PWM)	0000.0000 ((see page 1	269)						GLOBALSYNC3	CMP2	CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 fffset 0x00	(PWM)	0000.0000 (0000.0000 ((see page 1	269)							CMP2	CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 fffset 0x00	(PWM)	0000.0000 (0000.0000 ((see page 1	269)							CMP2	CMP1	CMP0
Pulse W PWM0 ba PWM1 ba PWMCTL,	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 fffset 0x00	(PWM)	0000.0000 (0000.0000 ((see page 1	269)		PWM7EN	PWM6EN	PWM5EN	PWM4EN		CMP2 GLOBALSYNC2 SYNC2	GLOBALSYNC1	GLOBALSNOO SYNCO
PUISE W PWM0 ba PWM1 ba PWMCTL, PWMSYNO	Vidth Mod ase: 0x400 ase: 0x400 type R/W, o	dulator 2.8000 2.9000 offset 0x000 , offset 0x0	(PWM) 00, reset 0x 004, reset 0	0000.0000 (0x0000.0000 et 0x0000.0	(see page 1 0 (see page 000 (see page	269) 1271) age 1272)		PWM7EN	PWM6EN	PWM5EN	PWM4EN	SYNC3	CMP2 GLOBALSYNC2 SYNC2	GLOBALSYNC1	GLOBALSYNCO SYNCO
Pulse W PWM0 ba PWM1 ba PWMCTL, PWMSYNG	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 offset 0x000 , offset 0x0	(PWM) 00, reset 0x 004, reset 0	0000.0000 (0x0000.0000 et 0x0000.0	(see page 1 0 (see page 000 (see page	269) 1271) age 1272)		PWM7EN	PWM6EN	PWM5EN	PWM4EN	SYNC3	CMP2 GLOBALSYNC2 SYNC2	GLOBALSYNC1	GLOBALSNOO SYNCO
PUISE W PWM0 ba PWM1 ba PWMCTL, PWMSYNO	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 offset 0x000 , offset 0x0	(PWM) 00, reset 0x 004, reset 0	0000.0000 (0x0000.0000 et 0x0000.0	(see page 1 0 (see page 000 (see page	269) 1271) age 1272)						SYNC3	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSINCI SYNC1 PWM1EN	GLOBALSYNCO SYNCO
Pulse W PWM0 ba PWM1 ba PWMCTL, PWMSYNG PWMENAI	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 offset 0x00 , offset 0x0 //W, offset W, offset 0	(PWM) 00, reset 0x 004, reset 0 0x008, reset	0000.0000 ())) ox0000.0000 et 0x0000.00	(see page 1 0 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21274)						SYNC3 PWM3EN	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSINCI SYNC1 PWM1EN	GLOBALSYNCO SYNCO
Pulse W PWM0 ba PWM1 ba PWMCTL, PWMSYNG PWMENAI	Vidth Modase: 0x4000 ase: 0x4000 type R/W, c	dulator 2.8000 2.9000 offset 0x00 , offset 0x0 //W, offset W, offset 0	(PWM) 00, reset 0x 004, reset 0 0x008, reset	0000.0000 ())) ox0000.0000 et 0x0000.00	(see page 1 0 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21274)						SYNC3 PWM3EN	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSINCI SYNC1 PWM1EN	GLOBALSYNCO SYNCO
Pulse W PWM0 ba PWM1 ba PWMCTL, PWMSYNG PWMENAI	Vidth Modase: 0x4000 ase: 0x4000 type R/W, c	dulator 2.8000 2.9000 offset 0x00 , offset 0x0 //W, offset W, offset 0	(PWM) 00, reset 0x 004, reset 0 0x008, reset	0000.0000 ())) ox0000.0000 et 0x0000.00	(see page 1 0 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21274)						SYNC3 PWM3EN	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSINCI SYNC1 PWM1EN	GLOBALSYNCO SYNCO
PWMCTL, PWMSYNG PWMENAI PWMINVE	Vidth Modase: 0x4000 ase: 0x4000 type R/W, c	dulator 2.8000 2.9000 iffset 0x00 iffset 0x00 //W, offset 0x //W, offset 0	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x 0x00C, reset 0x 010, reset	0000.0000 (0x0000.0000 et 0x0000.000 tt 0x0000.000	(see page 1 0 (see page 000 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21272) 21274) 21276)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	SYNC3 PWM3EN PWM3INV	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSINCI SYNC1 PWM1EN	GLOBALSINOO SYNCO PWMOEN
Pulse W PWM0 ba PWM1 ba PWMCTL, PWMSYNG PWMENAI PWMINVE	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 iffset 0x00 iffset 0x00 //W, offset 0x	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x 0x00C, reset 0x 010, reset	0000.0000 (0x0000.0000 et 0x0000.000 tt 0x0000.000	(see page 1 0 (see page 000 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21272) 21274) 21276)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3	GLOBALSYNC2 SYNC2 PWM2EN	GLOBALSYNCI SYNCI PWM1EN PWM1INV FAULT1	GLOBALSYNOO SYNCO PWMOEN PWMOINV
PWMCTL, PWMSYNG PWMENAI PWMINVE	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 iffset 0x00 iffset 0x00 //W, offset 0x	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x 0x00C, reset 0x 010, reset	0000.0000 (0x0000.0000 et 0x0000.000 tt 0x0000.000	(see page 1 0 (see page 000 (see page 000 (see page 000 (see page	269) 21271) 21271) 21272) 21272) 21274) 21276)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3	GLOBALSYNC2 SYNC2 PWM2EN PWM2INV FAULT2	CMP1 GLOBALSINC1 SYNC1 PWM1EN PWM1INV FAULT1	GLOBALSYNCO SYNCO PWMOEN PWMOINV FAULTO
PWMSYNO PWMINVE PWMFAUL	Vidth Modase: 0x400 ase: 0x400 type R/W, c	dulator 2.8000 2.9000 Offset 0x00 offset 0x0 //W, offset 0x //, offset 0x //, offset 0x	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x00C, reset 011, reset	0000.0000 (0000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (00000000	(see page 1 0 (see page 000 (see page 000 (see page 00 (see page 00 (see page	269) 21271) 21271) 21272) 21274) 21276) 21278)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3	GLOBALSING2 SYNC2 PWM2EN PWM2INV FAULT2	CMP1 GLOBALSINC1 SYNC1 PWM1EN PWM1INV FAULT1	GLOBALSYNCO SYNCO PWMOEN PWMOINV FAULTO
PWMSYNO PWMINVE PWMFAUL	Vidth Modase: 0x400 ase: 0x400 type R/W, c C, type R/W, BLE, type R ERT, type R/W	dulator 2.8000 2.9000 Offset 0x00 offset 0x0 //W, offset 0x //, offset 0x //, offset 0x	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x00C, reset 011, reset	0000.0000 (0000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (00000000	(see page 1 0 (see page 000 (see page 000 (see page 00 (see page 00 (see page	269) 21271) 21271) 21272) 21274) 21276) 21278)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3 INTFAULT3	GLOBALSING2 SYNC2 PWM2EN PWM2INV FAULT2	GLOBALSINCI SYNC1 PWM1EN PWM1INV FAULT1 INTFAULT1 INTPWM1	CMP0 GLOBALSYNCO SYNCO PWM0EN PWM0INV FAULTO INTFAULTO INTPWM0
PWMSYNO PWMENAI PWMFAUL	Vidth Modase: 0x400 ase: 0x400 type R/W, c C, type R/W, BLE, type R ERT, type R/W	dulator 2.8000 2.9000 Offset 0x00 offset 0x0 //W, offset 0x //, offset 0x //, offset 0x	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x00C, reset 0110, reset	0000.0000 (0000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (00000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (0000000.0000 (00000000	(see page 1 0 (see page 000 (see page 000 (see page 00 (see page 00 (see page	269) 21271) 21271) 21272) 21274) 21276) 21278)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3 INTFAULT3 INTFAULT3	GLOBALSYNC2 SYNC2 PWM2EN PWM2INV FAULT2 INTFAULT2 INTPWM2	GLOBALSINCI SYNC1 PWM1EN PWM1INV FAULT1 INTFAULT1 INTFAULT1	GLOBALSYNCO SYNCO PWMOEN PWMOINV FAULTO INTFAULTO INTFAULTO
PWMSYNG PWMNODA PWMCTL, PWMSYNG PWMSYNG PWMENAI PWMINVE PWMFAUL PWMINTE	Vidth Modase: 0x400 ase: 0x400 type R/W, c C, type R/W, BLE, type R ERT, type R/W	dulator 2.8000 2.9000 biffset 0x00 diffset 0x00	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x00C, reset 0110, reset	0000.0000 (s	(see page 1 0 (see page 2) 000 (see page 2) 0 (see page 3) 0 (see page 4)	269) 269) 21271) 292 1272) 292 1274) 293 1276) 294 1278) 295 1278)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3 INTFAULT3 INTFAULT3	GLOBALSYNC2 SYNC2 PWM2EN PWM2INV FAULT2 INTFAULT2 INTFAULT2	GLOBALSINCI SYNC1 PWM1EN PWM1INV FAULT1 INTFAULT1 INTFAULT1	GLOBALSYNCO SYNCO PWMOEN PWMOINV FAULTO INTFAULTO INTFAULTO
PWMSYNG PWMNODA PWMCTL, PWMSYNG PWMSYNG PWMENAI PWMINVE PWMFAUL PWMINTE	Vidth Modase: 0x4000 ase: 0x4000 type R/W, c C, type R/W, BLE, type R/W ERT, type R/W EN, type R/W type R/W	dulator 2.8000 2.9000 biffset 0x00 diffset 0x00	(PWM) 00, reset 0x 004, reset 0 0x008, reset 0x00C, reset 0110, reset	0000.0000 (s	(see page 1 0 (see page 2) 000 (see page 2) 0 (see page 3) 0 (see page 4)	269) 269) 21271) 292 1272) 292 1274) 293 1276) 294 1278) 295 1278)		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3EN PWM3INV FAULT3 INTFAULT3 INTFAULT3 INTFAULT3	GLOBALSYNC2 SYNC2 PWM2EN PWM2INV FAULT2 INTFAULT2 INTFAULT2	CMP1 GLOBALSINCI SYNC1 PWM1EN PWM1INV FAULT1 INTFAULT1 INTFAULT1 INTPWM1	CMP0 GLOBALSYNCO SYNCO PWM0EN PWM0INV FAULTO INTFAULTO INTFAULTO INTPWM0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWMSTA	TUS, type I	RO, offset 0)x020, rese	t 0x0000.00	00 (see pag	ge 1286)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWMFAU	JLTVAL, typ	e R/W, offs	et 0x024, re	eset 0x0000).0000 (see	page 1288)	ı				I			
								D)444.47	DIAMAG	514445	DIAMAA	DIAMAG	D) 4/1 40	51444	D14/140
D14/04/E111	IDD 4 -				•• /	1000)		PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
PWMENC	ЈРЈ, туре к	R/W, offset 0	JXU28, rese	 	υυ (see pag	ge 1290)									
FNI	UPD7	ENI	JPD6	ENU	PD5	ENI	JPD4	FNI	JPD3	ENI	IPD2	FNI	PD1	ENI	IPD0
		V, offset 0x0					,, D-1	Litte		Litte		2110		Litto	
1 11111001	L, type iv	, onset oxt	70, 16361 0		(see page	1234)							LATCH	MINFLTPER	FLTSRC
DBFA	LLUPD	DBRIS	SEUPD	DBCT	LUPD	GEN	BUPD	GEN.	AUPD	CMPBUPD	CMPAUPD	LOADUPD		MODE	ENABLE
		V, offset 0x0										1			
	_, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 0.1001 0.1			(ccc page	.20.7							LATCH	MINFLTPER	FLTSRC
DBFA	LLUPD	DBRIS	SEUPD	DBCT	LUPD	GEN	BUPD	GEN	AUPD	CMPBUPD	CMPAUPD	LOADUPD		MODE	ENABLE
		V, offset 0x0						I.			I.	I.			
					. 3	,							LATCH	MINFLTPER	FLTSRC
DBFA	LLUPD	DBRIS	SEUPD	DBCT	LUPD	GEN	BUPD	GEN	AUPD	CMPBUPD	CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
PWM3CT	L, type R/V	V, offset 0x1	100, reset 0	x0000.0000	(see page	1294)									
													LATCH	MINFLTPER	FLTSRC
DBFA	LLUPD	DBRIS	SEUPD	DBCT	LUPD	GEN	BUPD	GEN	AUPD	CMPBUPD	CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
PWM0IN1	TEN, type F	R/W, offset 0	0x044, rese	t 0x0000.00	00 (see pag	ge 1299)									
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRONTLOAD	TRONTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM1IN1	TEN, type F	R/W, offset 0	0x084, rese	t 0x0000.00	00 (see pag	ge 1299)									
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRONTLOAD	TRONTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM2IN1	TEN, type F	R/W, offset 0	0x0C4, rese	t 0x0000.00	000 (see pa	ge 1299)									
			TRCMPBU				TRONIZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM3IN	TEN, type F	R/W, offset 0	0x104, rese	t 0x0000.00	00 (see pag	ge 1299)									
		TDCMDDD	TDCMDDLL	TDCMDAD	TDCMDALL	TDOME OAD	TDONEATOO			INTOMODO	INTOMODIL	INTOMPAD	INTOMPALI	INTCNTLOAD	II TO TTOO
DIAMAGDIG	C turns DO		TRCMPBU				IRUNIZERU			INTOMPBD	INTOMPBU	INTOMPAD	INTOMPAU	INTENTLOAD	INTCNTZERO
PVVIVIORIS	s, type KO,	offset 0x04	io, reset ux	 	see page 1	302)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM1RIS	S. type RO.	offset 0x08	38. reset 0x	0000.0000	see page 1	302)						_			
	., ., ., .,		,		Fago I	,									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM2RIS	S, type RO,	offset 0x00	C8, reset 0x	0000.0000	(see page 1	1302)				-					
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM3RIS	S, type RO,	offset 0x10	08, reset 0x	0000.0000 (see page 1	302)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM0IS0	C, type R/W	1C, offset 0	0x04C, rese	t 0x0000.00	000 (see pa	ge 1304)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM1IS0	C, type R/W	1C, offset 0	0x08C, rese	t 0x0000.00	000 (see pa	ge 1304)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM2ISC	, type R/W1	C, offset (0x0CC, rese	t 0x0000.0	000 (see pa	age 1304)									
		<u> </u>				,									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZERO
PWM3ISC	, type R/W1	C offset (Ox10C rese	t 0×0000 00)00 (see na	ne 1304)									
***************************************	, type law i	0, 011361 (JX 100, 1636		(see pa	gc 1504)									
										INTOMODO	INITOMODIU	INITOMPAD	INITOMPALL	INTONTLOAD	INTENTZED
DIAMANI O	AD 4 D0	N - 55 4 O		00000 00	00 (4000)				INTOMPBU	INTCMPBU	INTCMPAD	INTOMPAU	INTCNTLOAD	INTUNIZER
PWWULO	AD, type R/\	w, onset u	IXU5U, reset	UXUUUU.UU	uu (see pa	je 1306)						I			
							LC	DAD							
PWM1LO/	AD, type R/\	N, offset 0	x090, reset	0x0000.00	00 (see pa	ge 1306)		1				1			
							LC	DAD							
PWM2LO	AD, type R/\	N, offset 0	x0D0, rese	t 0x0000.00	00 (see pa	ge 1306)									
							LC	AD							
PWM3LO/	AD, type R/\	N, offset 0)x110, reset	0x0000.00	00 (see pag	ge 1306)									
							LC	AD							
PWM0CO	UNT, type R	O, offset	0x054, rese	t 0x0000.00	000 (see pa	ge 1307)									
							СО	UNT							
PWM1CO	UNT, type R	O. offset (0x094. rese	t 0x0000.00	00 (see pa	ge 1307)									
	, , , , , , , , , , , , , , , , , , ,	,	1,1000		(000 pa]									
							CO	l UNT							
DWW.2001	UNT time D	0 -#	0.4004	4.0~0000.00	200 (222 22	~~ 1207\		OINT							
PVVIVIZCO	UNT, type R	O, onset	UXUD4, rese	T UXUUUU.UI	oo (see pa	ige 1307)									
							00	LINIT							
							CO	UNT							
PWM3CO	UNT, type R	O, offset (0x114, rese	t 0x0000.00	00 (see pa	ge 1307)						1			
							СО	UNT							
PWM0CM	PA, type R/	W, offset 0	0x058, reset	0x0000.00	00 (see pag	ge 1308)									
							CO	MPA							
PWM1CM	PA, type R/	N, offset 0)x098, reset	0x0000.00	00 (see pa	ge 1308)									
							СО	MPA				•			
PWM2CM	PA, type R/	N, offset 0	0x0D8, rese	t 0x0000.00	00 (see pa	ge 1308)									
				l			СО	MPA							
PWM3CM	PA, type R/	N. offset 0)x118. reset	0x0000.00	00 (see pag	ne 1308)									
	, ., p	.,	,		(p	,,									
							CO	l MPA							
DWM0CM	PB, type R/	N offeet (NOSC reco	t በአበበባሀ ባር	100 (see no	ne 1300)									
AAIAIOCIAI	. D, type K/	er, onset t	JAUJO, IESE	. 520000.00	oo (see pa	90 1008)									
							00	MDD							
						1055		MPB							
PWM1CM	PB, type R/	vv, offset (JXU9C, rese	τ UXOOOO.OC	υυυ (see pa	ge 1309)									
							СО	MPB							
WM2CM	PB, type R/	W, offset (0x0DC, rese	et 0x0000.0	000 (see pa	ige 1309)									
							CO	MPB							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM3CMI	PB, type R/	W, offset 0	x11C, rese	t 0x0000.00)00 (see pa	ige 1309)									
							COI	MPB							
PWM0GEN	NA, type R/	W, offset 0	x060, rese	0x0000.00	00 (see pa	ge 1310)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM1GEN	NA, type R/	W, offset 0	x0A0, rese	t 0x0000.00	000 (see pa	age 1310)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM2GEN	NA, type R/	W, offset 0	x0E0, rese	t 0x0000.00	000 (see pa	ige 1310)									
				ACTC	MPBD	ACTC	MPBU	ACT	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM3GEN	NA, type R/	W, offset 0	x120, rese	t 0x0000.00	00 (see pa	ge 1310)									
				ACTC	MPBD	ACTC	MPBU	ACT	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM0GEN	NB, type R/	W, offset 0	x064, rese	0x0000.00	00 (see pa	ge 1313)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM1GEN	NB, type R/	W, offset 0	x0A4, rese	t 0x0000.00	000 (see pa	age 1313)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM2GEN	NB, type R/	W, offset 0	x0E4, rese	t 0x0000.00	000 (see pa	ige 1313)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM3GEN	NB, type R/	W, offset 0	x124, rese	t 0x0000.00	00 (see pa	ge 1313)									
				ACTC	MPBD	ACTC	MPBU	ACTO	CMPAD	ACTO	MPAU	ACT	LOAD	ACT	ZERO
PWM0DB0	CTL, type R	/W, offset	0x068, res	et 0x0000.0	000 (see p	age 1316)									
															ENABLE
PWM1DB0	CTL, type R	/W, offset	0x0A8, res	et 0x0000.0	0000 (see p	age 1316)									
															ENABLE
PWM2DB0	CTL, type R	/W, offset	0x0E8, res	et 0x0000.0	0000 (see p	age 1316)									
															ENABLE
PWM3DB0	CTL, type R	/W, offset	0x128, res	et 0x0000.0	000 (see p	age 1316)									
															ENABLE
PWM0DBF	RISE, type I	R/W, offset	t 0x06C, res	set 0x0000.	0000 (see	page 1317)									
									RISE	DELAY					
PWM1DBF	RISE, type I	R/W, offset	t 0x0AC, re	set 0x0000	.0000 (see	page 1317)									
									RISE	DELAY					
PWM2DBF	RISE, type I	R/W, offset	t 0x0EC, re	set 0x0000.	.0000 (see	page 1317)									
									RISE	DELAY					
		DAM - 66	10v12C ro	not 0×0000	0000 (600	nage 1317)	_						_	_	
PWM3DBF	RISE, type I	R/VV, OTISE	UXIZC, IES	set uxuuuu.	0000 (366	page 1011)									
PWM3DBF	RISE, type I	K/VV, OTTSE	UX12C, Tes		0000 (See	page 1017)									

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM0DB	FALL, type	R/W, offse	t 0x070, re:	set 0x0000.	0000 (see	page 1318)									
									FALL	DELAY					
PWM1DB	FALL, type	R/W, offse	t 0x0B0, re	set 0x0000	.0000 (see	page 1318)									
									FALL	DELAY					
PWM2DB	FALL, type	R/W, offse	t 0x0F0, re	set 0x0000.	.0000 (see	page 1318)									
									FALL	DELAY					
PWM3DB	FALL, type	R/W, offse	t 0x130, re:	set 0x0000.	0000 (see	page 1318)									
									FALLI	DELAY					
PWM0FL1	rsRC0, typ	e R/W, offs	et 0x074, re	eset 0x0000	0.0000 (see	page 1319)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWM1FL1	rsRC0, typ	e R/W, offs	et 0x0B4, r	eset 0x000	0.0000 (see	e page 1319)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWM2FL1	rsrco, typ	e R/W, offs	et 0x0F4, r	eset 0x0000	0.0000 (see	page 1319)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWM3FL1	rsrco, typ	e R/W, offs	et 0x134, re	eset 0x0000	0.0000 (see	page 1319)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWM0FL1	rsrc1, typ	e R/W, offs	et 0x078, re	eset 0x0000	0.0000 (see	page 1321)									
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM1FL1	rsrc1, typ	e R/W, offs	et 0x0B8, r	eset 0x000	0.0000 (see	e page 1321)									
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM2FL1	rsrc1, typ	e R/W, offs	et 0x0F8, re	eset 0x0000	0.0000 (see	page 1321)									
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM3FL1	rsrc1, typ	e R/W, offs	et 0x138, re	eset 0x0000	0.0000 (see	page 1321)									
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM0MIN	NFLTPER, t	ype R/W, o	ffset 0x07C	C, reset 0x0	000.0000 (see page 13	24)								
							M	IFP							
PWM1MIN	NFLTPER, t	ype R/W, o	ffset 0x0B0	C, reset 0x0	000.0000 (see page 13	24)								
							M	IFP							
PWM2MIN	NFLTPER, t	ype R/W, o	ffset 0x0FC	C, reset 0x0	000.0000 (see page 13	24)								
							М	IFP							
PWM3MIN	NFLTPER, t	ype R/W, o	ffset 0x13C	C, reset 0x0	000.0000 (see page 13	24)								
							М	IFP							
PWM0FL1	ΓSEN, type	R/W, offset	t 0x800, res	set 0x0000.	0000 (see p	page 1325)									
												FAULT3	FAULT2	FAULT1	FAULT0

15	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT1, type -, offset 0x804, reset 0x0000,0000 (see page 1328) PWM3FLTSTAT1, type -, offset 0x804, reset 0x0000,0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP5 DCMP4 DCMP2 DCMP2 DCMP1 DCMP5 DCMP4 DCMP5 DCMP2 DCMP1 DCMP5 DCMP5 DCMP4 DCMP5 DCM																0
PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT1, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT1, type _, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT1, type _, offset 0x804, reset 0x0000,0000 (see page 1326) DCMP7 DCMP6		SEN, type F		t 0x880, rese	et 0x0000.0	0000 (see p	page 1325)	_		_						
PWM2FLTSTAT0, type -, offset 0x800, reset 0x0000.0000 (see page 1326) FAULT3 FAULT2 FAULT1 FAU FAULT3 FAULT3 FAULT3 FAULT2 FAULT1 FAU FAULT3 FAULT							,									
FAULTS FA													FAULT3	FAULT2	FAULT1	FAULT0
PWMOFLISTATO, type -, offset 0x884, reset 0x0000,0000 (see page 1326) FAULT3 FA	PWM2FLT	SEN, type F	R/W, offset	t 0x900, rese	et 0x0000.0	0000 (see p	page 1325)									
PWMOFLISTATO, type -, offset 0x884, reset 0x0000,0000 (see page 1326) FAULT3 FA																
PRINCE TRAIL TO LANGE OR TO A CONTROL OF THE TRAIL TO THE													FAULT3	FAULT2	FAULT1	FAULT0
PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PRIMAPELISTATO, type -, offset 0x804, roset 0x8000.0000 (see page 1326) PR	PWM3FLT:	SEN, type F	R/W, offset	t 0x980, rese	et 0x0000.0	0000 (see p	page 1325)									
PWMOFLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT1, type -, offset 0x804, reset 0x0000,0000 (see page 1326) PWMSFLTSTAT1, type -, offset 0x804, reset 0x0000,0000 (see page 1328) DCMP7 DCMP8 DCMP5 DCMP4 DCMP3 DCMP2 DCMP2 DCMP1 DCMP2 DCMP1 DCMP2 DCMP1 DCMP3 DCMP3 DCMP2 DCMP1 DCMP3 DCMP3 DCMP2 DCMP1 DCMP3 DCMP3 DCMP2 DCMP1 DCMP3 DCMP3 DCMP3 DCMP2 DCMP1 DCMP3 D																
PMMFLTSTATO, type -, offset 0x884, reset 0x0000,0000 (see page 1326) PMMSFLTSTATO, type -, offset 0x904, reset 0x0000,0000 (see page 1326) PMMSFLTSTATO, type -, offset 0x904, reset 0x0000,0000 (see page 1326) PMMSFLTSTATO, type -, offset 0x904, reset 0x0000,0000 (see page 1326) PMMSFLTSTATO, type -, offset 0x904, reset 0x0000,0000 (see page 1326) PMMSFLTSTATO, type -, offset 0x904, reset 0x0000,0000 (see page 1326) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP5 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP6 DCMP5 DCMP4 DCMP3 DCMP5 D													FAULT3	FAULT2	FAULT1	FAULT0
PWMFLTSTAT0, type -, offset 0x884, reset 0x0000.0000 (see page 1326) FAULT3 FAULT2 FAULT1 FAULT2 FAULT3 FAULT2 FAULT3 FAU	PWM0FLT:	STAT0, type	e -, offset	0x804, reset	0x0000.00	000 (see pa	age 1326)									
PWMFLTSTAT0, type -, offset 0x884, reset 0x0000.0000 (see page 1326) FAULT3 FAULT2 FAULT1 FAULT2 FAULT3 FAULT2 FAULT3 FAU																
PWMSFLTSTAT0, type -, offset 0x904, reset 0x0000.0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x904, reset 0x0000.0000 (see page 1326) PWMSFLTSTAT0, type -, offset 0x984, reset 0x0000.0000 (see page 1328) PWMSFLTSTAT1, type -, offset 0x808, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP6 DCMP4 DCMP3 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP5 DCMP6 DCMP													FAULT3	FAULT2	FAULT1	FAULT0
PWM2FLTSTAT0, type -, offset 0x904, reset 0x0000.0000 (see page 1326) FAULT3	PWM1FLT:	STAT0, type	e -, offset	0x884, reset	0x0000.00	000 (see pa	age 1326)									
PWM2FLTSTAT0, type -, offset 0x904, reset 0x0000.0000 (see page 1326) FAULT3																
PWMSFLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328) PWMSFLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP9 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP5 DCMP4 DCMP3 DCMP5 DCMP4 DCMP5 DCMP5 DCMP4 DCMP5 DC													FAULT3	FAULT2	FAULT1	FAULT0
PWM9FLTSTAT0, type -, offset 0x984, reset 0x0000.0000 (see page 1326) PWM0FLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1	PWM2FLT	STAT0, type	e -, offset	0x904, reset	0x0000.00	000 (see pa	age 1326)									
PWMSFLTSTAT0, type -, offset 0x984, reset 0x0000.0000 (see page 1326) PWMOFLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP6 DCMP6 DCMP6 DCMP3 DCMP2 DCMP1 DCMP7 DCMP6 DCMP6 DCMP6 DCMP6 DCMP6 DCMP7 DCMP6 DCMP6 DCMP6 DCMP7 DCMP6 DC																
PWM0FLTSTAT1, type -, offset 0x808, reset 0x0000.0000 (see page 1328) DCMP7 DCMP8 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP2 DCMP1 DCMP1 DCMP1 DCMP1 DCMP2 DCMP1 DCMP1 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1 DCMP3 DCMP2 DCMP1 DCMP3 DCMP2 DCMP1 DCMP3 DCMP2 DCMP1 DCMP3 DCMP2 DCMP4 DCMP3 DCMP2 DCMP4 DCMP3 DCMP2 DCMP4 DCMP3 DCMP2 DCMP4 DCMP3 DCMP4 DCMP4 DCMP3 DCMP4 DCMP4 DCMP3 DCMP4 DCMP4													FAULT3	FAULT2	FAULT1	FAULT0
PWM0FLTSTAT1, type -, offset 0x808, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1	PWM3FLT:	STAT0, type	e -, offset	0x984, reset	0x0000.00	000 (see pa	age 1326)						ı			
PWM0FLTSTAT1, type -, offset 0x808, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1																
DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP1 DCMP3 DCMP2 DCMP1 DCMP1 DCMP3 DCMP2 DCMP3 DCMP2 DCMP1 DCMP3 DCMP2 DCMP3 DCMP3 DCMP3 DCMP2 DCMP4 DCMP3 DCMP3 DCMP3 DCMP3 DCMP3 DCMP4 DCMP3 DCMP3 DCMP4 DCMP4 DCMP3 DCMP4 DCMP													FAUL13	FAUL12	FAULI 1	FAULT0
PWM1FLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328)	PWM0FLT	STAT1, type	e -, offset (0x808, reset	0x0000.00)00 (see pa	age 1328)									
PWM1FLTSTAT1, type -, offset 0x888, reset 0x0000.0000 (see page 1328)									DOMD7	DOMPO	DOMBE	DOMPA	DOMPO	DOMPO	DOMP4	DOMPO
Companies Comp	DIAMA EL T	07474 6		0000	00000 00	00 (4000		DCMP/	DCMP6	DCIVIP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM2FLTSTAT1, type -, offset 0x908, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP3 DCMP2 DCMP1 DCMP3 DCMP4 DCMP3 DCMP3 DCMP4 DCMP4 DCMP3 DCMP4 DCMP3 DCMP4 DCMP3 DCMP4 DCMP4 DCMP3 DCMP4 DCMP4 DCMP4 DCMP4 DCMP3 DCMP4 DCMP4	PWM1FLI	SIAI1, type	e -, offset	Ux888, reset	0x0000.00	oou (see pa	age 1328)						I			
PWM2FLTSTAT1, type -, offset 0x908, reset 0x0000.0000 (see page 1328)									DCMP7	DCMP6	DCMP5	DCMP4	DCMB3	DCMP2	DCMP1	DCMP0
DCMP7 DCMP6 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP5 DCMP4 DCMP3 DCMP5 DCMP4 DCMP3 DCMP5 DCMP4 DCMP5 DCMP	DWM2ELT	STAT1 type	offeat	Ovens reset	0×0000 00	000 (see no	age 1328)		DOWN 7	DOMI 0	DOM: 3	DOWN 4	DOWN 3	DOWN 2	DOIVII 1	DOWN 0
PWM3FLTSTAT1, type -, offset 0x988, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP5 DCMP4 DCMP5 DCMP5	F VVIVIZI LI	STATE, type	s -, Onset	UASUU, TESEL	0.0000.00	(see pa	age 1320)									
PWM3FLTSTAT1, type -, offset 0x988, reset 0x0000.0000 (see page 1328) DCMP7 DCMP6 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP1 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP2 DCMP1 DCMP5 DCMP4 DCMP3 DCMP5 DCMP4 DCMP5 DCMP5									DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
Note	PWM3FITS	STAT1. type	e - offset i	0x988, reset	0×0000.00	000 (see na	age 1328)			20	20		J 50 0	20 2	20	20
PWMPP, type RO, offset 0xFC0, reset 0x0000.0344 (see page 1331) ONE		•, ., ., p.	, 5.1.551		CACCOCIO	(осо р.	.go .ozo,									
PWMPP, type RO, offset 0xFC0, reset 0x0000.0344 (see page 1331) PWMPP, type RO, offset 0xFC0, reset 0x0000.0344 (see page 1331) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) PWMPC, type R/W, offset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x0000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000, odd (see page 1340) PWMPC, type R/W, offset 0x000, reset 0x0000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x000, odd (see page 1340) PWMPC, type R/W, offset 0x									DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
ONE EFAULT ESYNC FCNT GCNT PWMPC, type R/W, offset 0xFC4, reset 0x0000.0000 (see page 1333) Quadrature Encoder Interface (QEI) QEIO base: 0x4002.C000 QEI1 base: 0x4002.D000 QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) FILTEN STALLEN INVI INVB INVA VELDIV VELEN RESMODE CAPMODE SIGMODE SWAP ENA QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)	PWMPP. fv	pe RO. offs	set 0xFC0	, reset 0x000	00.0344 (se	e page 13	31)			3		/	1 3			
PWMPC, type RW, offset 0xFC4, reset 0x000.0000 (see page 1333) Column	, . ,			,		,	,									
PWMPC, type RW, offset 0xFC4, reset 0x000.0000 (see page 1333) Column						ONE	EFAULT	ESYNC		FC	NT			GC	NT	
Color Colo	PWMPC, ty	ype R/W, of	fset 0xFC	4, reset 0x00	000.0000 (5	see page 1	333)	1								
Quadrature Encoder Interface (QEI) QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)																
QEIO base: 0x4002.C000 QEIT base: 0x4002.D000 QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)								USEPWMDIV				PWN	MDIV			
QEIO base: 0x4002.C000 QEIT base: 0x4002.D000 QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEICTL, type R/W, offset 0x000, reset 0x0000.0000 (see page 1340) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)	Quadrat	ture Enc	oder Int	terface (C	DEI)											
FILTEN STALLEN INVI INVB INVA VELDIV VELEN RESMODE CAPMODE SIGMODE SWAP ENA	QEI0 bas	e: 0x4002	.C000		,											
FILTEN STALLEN INVI INVB INVA VELDIV VELEN RESMODE CAPMODE SIGMODE SWAP ENA QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)	QEICTL, ty	ype R/W, of	fset 0x000), reset 0x00	00.0000 (se	ee page 13	340)									
QEISTAT, type RO, offset 0x004, reset 0x0000.0000 (see page 1343) DIRECTION ERF QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)														FILT	CNT	
QEIPOS, type R/W, offset 0x0008, reset 0x0000.0000 (see page 1344)			FILTEN	STALLEN	INVI	INVB	INVA		VELDIV		VELEN	RESMODE	CAPMODE	SIGMODE	SWAP	ENABLE
QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)	QEISTAT, t	type RO, of	fset 0x004	l, reset 0x00	00.000 (se	ee page 13	343)									
QEIPOS, type R/W, offset 0x008, reset 0x0000.0000 (see page 1344)																
The state of the s															DIRECTION	ERROR
POSITION	QEIPOS, ty	ype R/W, of	fset 0x008	8, reset 0x00	00.0000 (s	ee page 1	344)									
								POSI	TION							
POSITION								POSI	TION							

15			28	27	26	25	24	23	22	21	20	19	18	17	16
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QEIMAXPO	S. type R/	W. offset (0x00C. rese	t 0x0000.0	000 (see pa	age 1345)						1			
	-, 31	,	,		(3,	MAX	(POS							
								(POS							
QEILOAD, t	type R/W.	offset 0x0	10. reset 0x	0000.0000	(see page	1346)									
	· , ,		.,,		(3-	/	10	DAD							
)AD							
QEITIME, ty	/pe RO. of	fset 0x014	. reset 0x00	000.0000 (see page 13	347)									
, -,	,, ,		,			,	TI	ME							
								ME							
QEICOUNT,	type RO.	offset 0x0	18. reset 0	(0000.0000) (see page	1348)									
	, , ,		.,		(,	CO	UNT							
								UNT							
QEISPEED,	type RO.	offset 0x0	1C, reset 0:	x0000.000) (see page	1349)									
•	,						SPI	EED							
							SPI	EED							
QEIINTEN, 1	type R/W,	offset 0x0	20, reset 0x	(0000.0000	(see page	1350)									
												INTERROR	INTDIR	INTTIMER	INTINDEX
QEIRIS, typ	e RO, offs	et 0x024,	reset 0x000	0.0000 (se	e page 135	2)									
				,											
												INTERROR	INTDIR	INTTIMER	INTINDEX
QEIISC, typ	e R/W1C,	offset 0x0	28, reset 0x	(0000.0000	(see page	1354)						1			
, ,,	,														
												INTERROR	INTDIR	INTTIMER	INTINDEX

B Ordering and Contact Information

B.1 Ordering Information




Table B-1. Part Ordering Information

Orderable Part Number	Description
LM4F232H5BBFIG	Stellaris® LM4F232H5BB Microcontroller Industrial Temperature 157-ball BGA
LM4F232H5BBFIGR	Stellaris LM4F232H5BB Microcontroller Industrial Temperature 157-ball BGA Tape-and-reel

B.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first and second lines indicate the part number. For example, LM4F232H5QDFIGA0. The second letter in the part number indicates the product status. An M indicates the part is fully qualified and released to production. An X, for example, LX4F232H5QDFIGA0, indicates the part is experimental and requires a waiver
- The third line contains internal tracking numbers.

B.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

B.4 Support Information

For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

C Package Information

C.1 157-Ball BGA Package

C.1.1 Package Dimensions


Note: The center is depopulated on the 157-ball BGA package.

Figure C-1. Stellaris LM4F232H5BB 157-Ball BGA Package Dimensions

MECHANICAL DATA

ZRB (S-PBGA-N157)

PLASTIC BALL GRID ARRAY



NOTES: A. All line

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior BGA configuration
- D. Falls within JEDEC MO-225
- E. This package is Pb-free.



PACKAGE OPTION ADDENDUM

25-Jan-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LM4F232H5BB	PREVIEW	XCEPT	BGA	157		TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Wireless Connectivity

Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

e2e.ti.com