

IRFW610B / IRFI610B

200V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, DC-AC converters for uninterrupted power supply and motor control.

Features

- 3.3A, 200V, $R_{DS(on)} = 1.5\Omega$ @ $V_{GS} = 10$ V
- Low gate charge (typical 7.2 nC)
- Low Crss (typical 6.8 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		IRFW610B / IRFI610B	Units
V _{DSS}	Drain-Source Voltage		200	V
I _D	Drain Current - Continuous (T _C = 25°C)		3.3	Α
	- Continuous (T _C = 100°C)		2.1	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	10	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	40	mJ
I _{AR}	Avalanche Current	(Note 1)	3.3	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	3.8	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P_{D}	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		38	W
	- Derate above 25°C	Ť	0.31	W/°C
T _J , T _{stg}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.28	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Off Cha	aracteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		200			٧
ΔBV _{DSS} / ΔΤ _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced	to 25°C	1	0.2		V/°C
I _{DSS}	Zana Oata Vallana Busin Oamad	V _{DS} = 200 V, V _{GS} = 0 V		-		10	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 160 V, T _C = 125°C				100	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
On Cha	racteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA		2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 1.65 \text{ A}$			1.16	1.5	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 1.65 A	(Note 4)		2.4		S
C _{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$			175	225	pF
C _{oss}	Output Capacitance	f = 1.0 MHz			30	40	pF
C _{rss}	Reverse Transfer Capacitance				6.8	9.0	pF
Switchi	ing Characteristics						
t _{d(on)}	Turn-On Delay Time	V 100 V I 2.2 A			5.2	20	ns
t _r	Turn-On Rise Time	$V_{DD} = 100 \text{ V}, I_D = 3.3 \text{ A},$ $R_G = 25 \Omega$	$V_{DD} = 100 \text{ V}, I_D = 3.3 \text{ A},$		35	80	ns
t _{d(off)}	Turn-Off Delay Time	11G - 20 22		-	20	50	ns
t _f	Turn-Off Fall Time		(Note 4, 5)		25	60	ns
Qg	Total Gate Charge	$V_{DS} = 160 \text{ V}, I_D = 3.3 \text{ A},$			7.2	9.3	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V			1.3	-	nC
Q _{gd}	Gate-Drain Charge		(Note 4, 5)		3.5		nC
	Source Diode Characteristics a	nd Maximum Ratings	•				
l _S	Maximum Continuous Drain-Source Did		•			3.3	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F					10	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 3.3 \text{ A}$				1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 3.3 A,			106		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$	(Note 4)		0.37		μС

- Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 5.5mH, I_{AS} = 3.3A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq 3.3A, di/dt \leq 300A/µs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300µs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2001 Fairchild Semiconductor Corporation Rev. B, November 2001


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	OPTOLOGIC™	SMART START™ VCX	(TM
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
$CROSSVOLT^{TM}$	GlobalOptoisolator™	РОР™	SuperSOT™-3	
DenseTrench™	GTO™	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench [®]	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E ² CMOS™	LittleFET™	QS™	TruTranslation™	
EnSigna™	MicroFET™	QT Optoelectronics™	TinyLogic™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SLIENT SWITCHER®	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation Rev. H4

Search:

Go

DATASHEETS, SAMPLES, BUY TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Models

Qualification Support

Home >> Find products >>

IRFW610B

200V N-Channel B-FET / Substitute of IRFW610A

Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, DC-AC converters for uninterrupted power supply and motor control.

back to top

Features

- 3.3A, 200V
 - \circ R_{DS(on)} = 1.5 Ω @V_{GS} = 10 V
- Low gate charge (typical 7.2 nC)
- Low Crss (typical 6.8 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging



BUY

Datasheet Download this datasheet



e-mail this datasheet **□**-1

This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

Product	Product status	Pb-free Status	Package type	Leads	Packing method	Package Marking Convention**
IRFW610BTM_FP001	Not recommended for new designs	0	TO-263(D2PAK)	2	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &4 (4-Digit Date Code) Line 2: IRF Line 3: W610B



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product IRFW610B is available. Click here for more information .

back to top

Models

Package & leads Condition Temperature range Software version		Revision date				
	PSPICE					
TO-263(D2PAK)-2 <u>Electrical</u> -50°C to 150°C 9.2 Feb 27, 2002						

back to top

Qualification Support

Click on a product for detailed qualification data

Product
IRFW610BTM_FP001

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |