

# **AK4611 4/8-Channel Audio CODEC**

**GENERAL DESCRIPTION** 

The AK4611 is a single chip audio CODEC that includes four ADC channels and eight DAC channels. The converters are designed with Enhanced Dual Bit architecture for the ADC's, and Advanced Multi-Bit architecture for the DAC, enabling very low noise performance. Fabricated on a low power process, the AK4611 operates off of a +3.3V analog supply and a +1.8V digital supply. The AK4611 supports both single-ended and differential inputs and outputs. A wide range of applications can be realized, including home theater, pro audio and car audio. The AK4611 is available in an 80-pin LQFP package.

#### **FEATURES**

#### **1. 4channel 24bit ADC**

- **128x Oversampling** 
	- **Linear Phase Digital Anti-Alias Filter**
- **Analog Anti-Alias Filter for Single-Ended Input and Differential Input**
- **ADC S/(N+D)** 
	- **92dB: Single-Ended Input**
	- **97dB: Differential Input**
- **ADC DR, S/N** 
	- **103dB: Single-Ended Input**
	- **104dB: Differential Input**
- **Digital HPF for offset cancellation**
- **I/F format: MSB justified, I<sup>2</sup>S or TDM**
- **Overflow flag**

#### **2. 8channel 24bit DAC**

- **128x Oversampling**
- **Linear Phase 24bit 8 times Digital Filter**
- **Analog Smoothing Filter for Single-Ended Output**
- **DAC S/(N+D)** 
	- **94dB: Single-Ended Output**
	- **100dB: Differential Output**
- **DAC DR, S/N** 
	- **105dB: Single-Ended Output**
	- **108dB: Differential Output**
- **Individual channel digital volume with 256 levels and 0.5dB steps**
- **Soft mute**
- **De-emphasis for 32kHz, 44.1kHz and 48kHz**
- **Zero Detect Function**
- **I/F format: MSB justified, LSB justified (16bit, 20bit, 24bit), I<sup>2</sup>S or TDM**
- **3. Sampling Frequency** 
	- **Normal Speed Mode: 32kHz to 48kHz**
	- **Double Speed Mode: 64kHz to 96kHz**
	- **Quad Speed Mode: 128kHz to 192kHz**
- **4. Master / Slave mode**

**5. Master clock** 



 **6. 4-wire Serial and I<sup>2</sup>C Bus µP I/F for mode setting** 

**7. Power Supply** 

 **- Analog Power Supply: AVDD1, AVDD2 = 3.0 3.6V** 

 **- Digital Power Supply: DVDD = 1.6 2.0V** 

 **- I/O Buffer Power Supply: TVDD1, TVDD2 = 1.6 3.6V** 

- **8. Power Supply Current : 81 mA (fs=48kHz)**
- **9. Ta = -20 ~ 85ºC (AK4611EQ), 40 105ºC (AK4611VQ)**
- **10. Package: 80pin LQFP (0.5mm pitch)**

#### ■ **Block Diagram**



Figure 1. Block Diagram

#### **■ Ordering Guide**

![](_page_3_Picture_528.jpeg)

#### ■ Pin Layout

![](_page_3_Figure_5.jpeg)

Figure 2. Pin Layout

## ■ Compatibility with AK4628

#### **1. Functions**

![](_page_4_Picture_146.jpeg)

#### **2. Power Supply**

![](_page_4_Picture_147.jpeg)

#### **3. Specification**

![](_page_4_Picture_148.jpeg)

#### No. Pin Name I/O Function  $1 \quad \text{TST1} \quad \text{I} \quad \text{Test Pin}$ This pin must be connected to VSS4. 2 TST3 I Test Pin This pin must be connected to TVDD2.  $\frac{3}{15}$  TST4 I Test Pin This pin must be connected to VSS4. 4 TST5 I Test Pin This pin must be connected to VSS4. 5 CAD0 I Chip Address 0 Pin 6 CAD1 I Chip Address 1 Pin  $7 \mid$  I2C I  $\mid$  I  $\mid$  µP I/F Mode Select Pin "L":  $4$ -wire Serial, "H":  $I^2C$  Bus 8 CCLK I Control Data Clock Pin in serial control mode  $I2C = "L"$ : CCLK (4-wire Serial)  $\begin{array}{c|c|c|c|c} \text{SCL} & \text{I} & \text{Control Data Clock Pin in serial control mode} \end{array}$  $I2C = "H":$  SCL ( $I^2C$  Bus)  $\overline{9}$  CSN  $\overline{1}$  Chip Select Pin in 4-wire serial control mode This pin must be connected to TVDD2 at  $I<sup>2</sup>C$  bus control mode 10 CDTI I Control Data Input Pin in serial control mode  $I2C = "L"$ : CDTI (4-wire Serial)  $SDA$  I/O Control Data Input Pin in serial control mode  $I2C = "H"$ : SDA ( $I<sup>2</sup>C$  Bus) 11 CDTO **O** Control Data Output Pin in 4-wire serial control mode 12 TVDD2 - Input / Output Buffer Power Supply 1 Pin, 1.6V~3.6V<br>13 VSS3 Ground Pin. 0V 13 | VSS3 | Ground Pin, 0V 14 DVDD - Digital Power Supply Pin,  $1.6V \sim 2.0V$  $15 \mid NC$  -No Connection. No internal bonding. This pin must be connected to the ground.  $16 \quad \text{TST2} \quad \text{I} \quad \text{Test Pin}$ This pin must be connected to VSS4.  $17 \mid M/S$  I Master Mode Select Pin "L": Slave Mode "H": Master Mode 18 MCKO O Master Clock Output Pin  $19$  PDN I Power-Down & Reset Pin When "L", the AK4611 is powered-down and the control registers are reset to default state. If the state of CAD1-0 changes, then the AK4611 must be reset by PDN. 20 XTO O X'tal Output Pin<br>
XTI I X'tal Innut Pin 21 XTI I X'tal Input Pin<br>MCKI I External Master External Master Clock Input Pin 22 | TVDD1  $\blacksquare$   $\blacksquare$  | Input / Output Buffer Power Supply 1 Pin, 1.6V~3.6V 23 | VSS4 | - | Digital Ground Pin, 0V 24 SDTO1 O Audio Serial Data Output 1 Pin 25 SDTO2 O Audio Serial Data Output 2 Pin 26 TST6  $\qquad$  O Test Pin This pin must be open. 27 LRCK I/O Input /Output Channel Clock Pin<br>
28 BICK I/O Audio Serial Data Clock Pin 28 BICK I/O Audio Serial Data Clock Pin 29 SDTI1 I Audio Serial Data Input 1 Pin 30 SDTI2 I Audio Serial Data Input 2 Pin 31 | SDTI3 | I | Audio Serial Data Input 3 Pin 32 SDTI4 I Audio Serial Data Input 4 Pin  $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$  Test Pin I Test Pin This pin must be connected to VSS4.

![](_page_6_Picture_240.jpeg)

![](_page_7_Picture_198.jpeg)

<span id="page-7-0"></span>Note 1. This pin becomes OVF pin when OVFE bit is set to "1".

<span id="page-7-1"></span>Note 2. This pin becomes DZF pin when OVFE bit is set to "0".

<span id="page-7-2"></span>Note 3. This pin becomes analog negative input pin in differential input mode, and becomes output pin invert the positive input pin in single-end input mode. This pin must be open in single-end input mode.

Note 4. All digital input pins except for pull-down must not be left floating.

![](_page_8_Picture_293.jpeg)

<span id="page-8-0"></span>Note 5. All voltages with respect to ground. VSS1, VSS2, VSS3 and VSS4 must be connected to the same analog ground plane. AVDD1 and AVDD2 must be the same voltage.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

![](_page_8_Picture_294.jpeg)

<span id="page-8-1"></span>Note 6. The power up sequence between AVDD1, AVDD2, DVDD, TVDD1 and TVDD2 is not critical. Each power supplies should be powered up during the PDN pin = "L". The PDN pin should be "H" after all power supplies are powered up. All power supplies should be powered on, only a part of these power supplies cannot be powered off. (Power off means power supplies equal to ground or power supplies are floating.) Do not turn off only the AK4611 under the condition that a surrounding device is powered on and the I2C bus is in use.

WARNING: AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

![](_page_9_Picture_271.jpeg)

 $(Ta=25°C; AVDD1=AVDD2=TVDD1=TVDD2=3.3V, DVD =1.8V; VSS1=VSS2=0V; VREFH1=AVDD1,$ 

VREFH2=AVDD2; fs=48kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement

![](_page_9_Picture_272.jpeg)

![](_page_9_Picture_273.jpeg)

![](_page_10_Picture_301.jpeg)

<span id="page-10-0"></span>Note 7. PSR is applied to AVDD1, AVDD2, DVDD, TVDD1 and TVDD2 with 1kHz, 50mVpp. VREFH1 and VREFH2 pins are held a constant voltage +3.3V.

<span id="page-10-1"></span>Note 8. This value is  $(LIN+) - (LIN-)$  and  $(RIN+) - (RIN-)$ . The voltage is proportional to VREFH1, VREFH2 voltage.

<span id="page-10-2"></span>Note 9. VREFH1 and VREFH2 are held +3.3V, the input bias voltage is set to AVDD1, 2 x 0.5. The 1kHz, 0.96Vpp signal is applied to LIN- and LIN+ with same phase (e.g. shorted) or RIN- and RIN+. The CMRR is measured as the attenuation level from 0dB = -7dBFS (since the normal 0.96Vpp = -7dBFS). This value is guaranteed but not tested.

<span id="page-10-3"></span>Note 10. For AC-load. In the case of DC-load is 5kΩ.

Note 11. This value is Load Capacitance for output pin to GND. In differential mode, this value should be estimated to be twice, because Load Capacitance exists to GND and between the differential pin.

![](_page_10_Picture_302.jpeg)

<span id="page-10-4"></span>Note 12. In the power-down mode, all digital input pins including clock pins are held VSS3 (TST1, TST3, TST4, TST5, CAD0, CAD1, I2C, CSN, CCLK, CDTI pins), VSS4 (TST2, M/S, MCKI, LRCK, BICK, SDTI1, SDTI2, SDTI3, SDTI4,TST7, TST8).

![](_page_11_Picture_400.jpeg)

![](_page_11_Picture_401.jpeg)

![](_page_12_Picture_234.jpeg)

<span id="page-12-0"></span>Note 13. The passband and stopband frequencies scale with fs (sampling frequency). For example, ADC: Passband  $(\pm 0.1dB) = 0.39375$  x fs (@ fs=48kHz), DAC: Passband ( $\pm 0.06dB$ ) = 0.45412 x fs.

<span id="page-12-1"></span>Note 14. The calculated delay time is resulting from digital filtering. For the ADC, this time is from the input of an analog signal to the setting of 24bit data for both channels to the ADC output register. For the DAC, this time is from setting the 24 bit data both channels at the input register to the output of an analog signal.

<span id="page-12-2"></span>Note 15. The reference frequency is 1kHz.

![](_page_13_Picture_349.jpeg)

#### **SWITCHING CHARACTERISTICS**

 $(Ta= Tmin \sim Tmax; AVDD1 = AVDD2 = 3.0 \sim 3.6; DVDD=1.6 \sim 2.0V; TVDD1 = 1.6 \sim 3.6V, TVDD2 = 1.6 \sim 3.6V; C<sub>L</sub>=20pF;$ unless otherwise specified)

![](_page_14_Picture_473.jpeg)

![](_page_15_Picture_228.jpeg)

<span id="page-15-0"></span>Note 16. Except the case of DIV bit = "0".

<span id="page-15-1"></span>Note 17. Please use for Normal Speed mode. Master clock should be input the 512fs in Master mode.

<span id="page-15-2"></span>Note 18. Please use for Double Speed mode.

<span id="page-15-3"></span>Note 19. Please use for Quad Speed mode.

<span id="page-15-4"></span>Note 20. If the format is  $I^2S$ , it is "L" time.

![](_page_16_Picture_666.jpeg)

![](_page_17_Picture_684.jpeg)

<span id="page-17-0"></span>Note 21. BICK rising edge must not occur at the same time as LRCK edge.

![](_page_18_Picture_419.jpeg)

<span id="page-18-0"></span>Note 22. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.

<span id="page-18-1"></span>Note 23. The AK4611 can be reset by setting the PDN pin to "L" upon power-up.

<span id="page-18-2"></span>Note 24. These cycles are the numbers of LRCK rising from the PDN pin rising.

Note 25.  $I^2C$ -bus is a trademark of NXP B.V.

### **■ Timing Diagram**

![](_page_19_Figure_3.jpeg)

![](_page_19_Figure_4.jpeg)

![](_page_19_Figure_5.jpeg)

![](_page_19_Figure_6.jpeg)

![](_page_20_Figure_2.jpeg)

![](_page_21_Figure_2.jpeg)

Figure 7. Audio Interface Timing (TDM1/0 bit = "00" & Slave mode)

![](_page_21_Figure_4.jpeg)

Figure 8. Audio Interface Timing (Except TDM1/0 bit = "00" & Slave mode)

![](_page_22_Figure_2.jpeg)

Figure 9. Audio Interface Timing (TDM1/0 bit = "00" & Master mode)

![](_page_22_Figure_4.jpeg)

Figure 10. Audio Interface Timing (Except TDM1/0 bit = "00" & Master mode)

![](_page_23_Figure_2.jpeg)

Figure 12. WRITE Data Input Timing (4-wire Serial mode)

![](_page_24_Figure_2.jpeg)

Figure 14. Read Data Output Timing2(4-wire Serial mode)

![](_page_25_Figure_2.jpeg)

Figure 16. Power-down & Reset Timing

#### **OPERATION OVERVIEW**

#### **■ System Clock**

It is possible to select the clock source either extra clock input or X'tal input for the AK4611. [\(Figure 17,](#page-28-0) [Figure 18\)](#page-28-1) The external clocks which are required to operate the AK4611 in slave mode are MCLK, LRCK and BICK. MCLK should be synchronized with LRCK but the phase is not critical. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS bit= "0": Default), the sampling speed is set by DFS0, DFS1 [\(Table 1\)](#page-26-0). The frequency of MCLK at each sampling speed is set automatically. [\(Table 3,](#page-26-1) [Table 4,](#page-27-0) [Table 5\)](#page-27-1). In Auto Setting Mode (ACKS bit= "1"), as MCLK frequency is detected automatically [\(Table 6\)](#page-27-2) and the internal master clock attains the appropriate frequency [\(Table 7\)](#page-27-3), so it is not necessary to set DFS.

In master mode, only MCLK is required. Master Clock Input Frequency should be set with the CKS1-0 bits, and the sampling speed should be set by the DFS1-0 bits. The frequencies and the duties of the clocks (LRCK, BICK) are not stabile immediately after setting CKS1-0 bits and DFS1-0 bits up.

After exiting reset at power-up in slave mode, the AK4611 is in power-down mode until MCLK and LRCK are input.

If the clock is stopped, click noise occurs when restarting the clock. Mute the digital output externally if the click noise influences system applications.

![](_page_26_Picture_172.jpeg)

(N/A: Not available)

![](_page_26_Picture_173.jpeg)

<span id="page-26-0"></span>![](_page_26_Picture_174.jpeg)

Table 2. Master Clock Input Frequency Select (Master Mode)

<span id="page-26-2"></span>![](_page_26_Picture_175.jpeg)

<span id="page-26-1"></span>Table 3. System Clock Example (Normal Speed Mode @Manual Setting Mode)

LRCK.	MCLK (MHz)	BICK (MHz)
ts	256fs	64fs
88.2kHz	22.5792	5.6448
96.0kHz	24.5760	6.1440

<span id="page-27-0"></span>Table 4. System Clock Example (Double Speed Mode @Manual Setting Mode)

<b>LRCK</b>	MCLK (MHz)	BICK (MHz)				
ts	128fs	64fs				
176.4kHz	22.5792	11.2896				
192.0kHz	24.5760	12.2880				

<span id="page-27-1"></span>Table 5. System Clock Example (Quad Speed Mode @Manual Setting Mode)

![](_page_27_Picture_100.jpeg)

Table 6. Sampling Speed (Auto Setting Mode)

<span id="page-27-2"></span>![](_page_27_Picture_101.jpeg)

<span id="page-27-3"></span>Table 7. System Clock Example (Auto Setting Mode)

#### **■ Clock Source**

The clock for the XTI pin can be generated by the two methods.

1) External clock

![](_page_28_Figure_5.jpeg)

Figure 17. External clock mode

Note: Input clock must not exceed TVDD1.

<span id="page-28-0"></span>2) X'tal

![](_page_28_Figure_9.jpeg)

<span id="page-28-1"></span>Figure 18. X'tal mode Note: External capacitance depends on the crystal oscillator (Typ. 10pF) TVDD1 should be used in the range of  $3.0 \sim 3.6V$  in X'tal mode.

#### **■ Differential / Single-End Input selection**

The AK4611 supports the differential input [\(Figure 19\)](#page-29-0) by setting DIE1-2 bits = "1", supports the single-end input [\(Figure](#page-29-1)  [20\)](#page-29-1) by setting DIE1-2 bits = "0". In differential input mode, two input pins must not be connected to a signal input in combination with a VCOM voltage. When single-end input mode, L/RIN1-/2- pins should be open, because L/RIN1-/2 pins output an invert signal of the input signal. The AK4611 includes an anti-aliasing filter (RC filter) for both differential input and the single-end input.

![](_page_29_Figure_4.jpeg)

![](_page_29_Figure_5.jpeg)

<span id="page-29-0"></span>Figure 19. Differential Input (DIE1-2 bit = "1")

<span id="page-29-1"></span>![](_page_29_Figure_7.jpeg)

#### ■ Differential / Single-End Output selection

The AK4611 supports the differential output [\(Figure 21\)](#page-29-2) by setting DOE1-4 bits = "1", and the single-end output [\(Figure](#page-29-3)  [22\)](#page-29-3) by setting DOE1-4 bits = "0". When single-end output mode, L/ROUT1-4 pins should be open, because of L/ROUT1-4 pins outputs VCOM voltage. The internal analog filters remove most of the noise beyond the audio passband generated by the delta-sigma modulator of a DAC in single-end input mode. There is no internal analog filter for differential output. Use external analog filters if needed to remove this noise.

![](_page_29_Figure_10.jpeg)

<span id="page-29-2"></span>![](_page_29_Figure_11.jpeg)

![](_page_29_Figure_12.jpeg)

<span id="page-29-3"></span>Figure 22. Single-end Output (DOE1-4 bit = "0")

#### ■ De-emphasis Filter

The AK4611 has a digital de-emphasis filter (tc=50/15 $\mu$ s) by an IIR filter. The de-emphasis filter supports only Normal Speed Mode. This filter corresponds to three sampling frequencies (32kHz, 44.1kHz, 48kHz). De-emphasis of each DAC can be set individually by registers, DAC1(SDTI1), DAC2(SDTI2), DAC3(SDTI3), DAC4(SDTI4).

![](_page_30_Picture_172.jpeg)

Table 8. De-emphasis control

#### <span id="page-30-0"></span>■ Digital High Pass Filter

The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz at fs=48kHz and scales with the sampling rate (fs).

#### ■ Master Clock Output

The AK4611 has a master clock output pin. If DIV bit = "1", the MCKO pin output the frequency divided in half.

![](_page_30_Picture_173.jpeg)

![](_page_30_Picture_174.jpeg)

#### ■ Master Mode and Slave Mode

Master Mode and Slave Mode are selected by setting the M/S pin. (Master Mode= "H", Slave Mode= "L") LRCK and BICK pins are outputs in Master Mode (M/S pin= "H") LRCK and BICK pins are inputs in Slave Mode (M/S pin= "L")

![](_page_30_Picture_175.jpeg)

Table 10. LRCK and BICK pins

### ■ **Audio Serial Interface Format**

#### (1) Stereo Mode

When TDM1-0 bits = "00", ten modes can be selected by the DIF2-0 bits as shown i[n Table 11.](#page-31-0) In all modes the serial data is MSB-first, 2's compliment format. The data SDTO1-2 is clocked out on the falling edge of BICK and the SDTI1-4 is latched on the rising edge of BICK.

Mode3/4/8/9/13/14/18/19/23/24/28/29/33/34/38/39 in SDTI input formats can be used for 16-20bit data by zeroing the unused LSBs.

![](_page_31_Picture_213.jpeg)

![](_page_31_Picture_214.jpeg)

<span id="page-31-0"></span>Note. TVDD1 which is the Power of I/O buffer should be kept in the range of 1.6V~3.6V at Normal Speed Mode in Stereo Mode. TVDD1 should be kept in the range of 3.0V~3.6V at Double Speed Mode and Quad Speed Mode.

#### (2) TDM Mode

The audio serial interface format is set in TDM mode by the TDM1-0 bits = "01". Five modes can be selected by the DIF2-0 bits as shown in [Table 12.](#page-32-0) In all modes the serial data is MSB-first, 2's compliment format. The SDTO1 is clocked out on the rising edge of BICK and the SDTI1/2/3 are latched on the rising edge of BICK. In the TDM512 mode (fs = 48kHz), the serial data of all ADC (four channels) is output to the SDTO1 pin. SDTO2 pin = "L". And the serial data of all DAC (eight channels) is input to the SDTI1 pin. The input data to SDTI2-4 pins are ignored. BICK should be fixed to 512fs. "H" time and "L" time of LRCK should be 1/512fs at least.

TDM256 mode can be set by TDM1-0 bits as show in [Table 13.](#page-33-0) In the TDM256 mode (fs = 96kHz), the serial data of all ADC (four channels) is output to the SDTO1 pin. SDTO2 pin = "L". And the serial data of DAC (eight channels; L1, R1, L2, R2, L3, R3, L4, R4) is input to the SDTI1 pin. The input data to SDTI2-4 pins are ignored. BICK should be fixed to 256fs. "H" time and "L" time of LRCK should be 1/256fs at least. TDM128 mode can be set by TDM1-0 bits as show in [Table 14.](#page-33-1)

In TDM128 mode (fs=192kHz), the serial data of four ADC (four channels; L1, R1, L2, R2) is output to the SDTO1 pin. The SDTO2 pin = "L". And the serial data of DAC (four channels; L1, R1, L2, R2) is input to the SDTI1 pin and the serial data of DAC (four channels; L3, R3, L4, R4) is input to the SDTI2 pin. The input data to SDTI3-4 pins are ignored. BICK should be fixed to 128fs. "H" time and "L" time of LRCK should be 1/128fs at least.

![](_page_32_Picture_275.jpeg)

<span id="page-32-0"></span>![](_page_32_Picture_276.jpeg)

Mode	M/S	TDM1	TDM0	DIF <sub>2</sub>	DIF1	DIF <sub>0</sub>	SDTO1-2	$SDTI1-4$		<b>LRCK</b>	<b>BICK</b>	
										I/O		I/O
20	$\Omega$	$\mathbf{1}$	$\overline{0}$	$\mathbf{0}$	$\overline{0}$	$\overline{0}$	24 bit, Left justified	16 bit, Right justified	↑	I	$256$ fs	I
21	$\Omega$	1	$\Omega$	$\overline{0}$	$\theta$	1	24bit, Left justified	20bit, Right justified	$\uparrow$	I	$256$ fs	I
22	$\Omega$	1	$\Omega$	$\theta$		$\Omega$	24 bit, Right 24bit, Left justified justified		↑	I	$256$ fs	I
23	$\Omega$	$\mathbf{1}$	$\Omega$	$\mathbf{0}$	1	1	24bit, Left justified	24bit, Left justified	↑	I	$256$ fs	I
24	$\Omega$	$\mathbf{1}$	$\theta$	1	$\mathbf{0}$	$\Omega$	24bit, $I^2S$	24bit, $I^2S$	↓	I	$256$ fs	I
25		1	$\Omega$	$\overline{0}$	$\theta$	$\mathbf{0}$	24bit, Left justified	16bit, Right justified	$\uparrow$	$\Omega$	$256$ fs	$\Omega$
26	1	1	$\Omega$	$\theta$	$\theta$	1	24bit, Left justified	20 bit, Right justified	$\uparrow$	$\Omega$	$256$ fs	$\Omega$
27	1	$\mathbf{1}$	$\Omega$	$\mathbf{0}$		$\Omega$	24bit, Left justified	24 bit, Right justified	$\uparrow$	$\Omega$	$256$ fs	$\Omega$
28		1	$\Omega$	$\overline{0}$		$\mathbf{1}$	24bit, Left justified	24bit, Left justified	$\uparrow$	$\Omega$	$256$ fs	$\Omega$
29			$\theta$		$\overline{0}$	$\mathbf{0}$	$24bit, \overline{I^2S}$	24bit, $I^2S$	↓	$\Omega$	$256$ fs	$\Omega$

Table 13. Audio data formats (TDM256 mode)

<span id="page-33-0"></span>![](_page_33_Picture_337.jpeg)

Table 14. Audio data formats (TDM128 mode)

<span id="page-33-1"></span>Note. TVDD1 should be used in the range of 3.0V~3.6V in TDM mode.

![](_page_34_Figure_2.jpeg)

![](_page_34_Figure_3.jpeg)

#### Figure 24. Mode 1/6 Timing (Stereo Mode)

![](_page_34_Figure_5.jpeg)

![](_page_34_Figure_6.jpeg)

![](_page_34_Figure_7.jpeg)

Figure 26. Mode 3/8 Timing (Stereo Mode)

![](_page_35_Figure_2.jpeg)

![](_page_35_Figure_3.jpeg)

![](_page_36_Figure_2.jpeg)

![](_page_36_Figure_3.jpeg)

![](_page_37_Figure_2.jpeg)

Figure 36. Mode 23/28 Timing (TDM256 Mode)

![](_page_38_Figure_2.jpeg)

Figure 38. Mode 30/35 Timing (TDM128 Mode)

![](_page_39_Figure_2.jpeg)

Figure 40. Mode 32/37 Timing (TDM128 Mode)

![](_page_40_Figure_2.jpeg)

Figure 42. Mode 34/39 Timing (TDM128 Mode)

#### ■ Overflow Detection

The AK4611 has an overflow detect function for the analog input. The overflow detect function is enabled when the OVFE bit is set to "1". Overflow detection is applied to the analog input of each channel, and the result is OR'd. OVF1/2 pins goes to "H" according to the group set by OVFM2-0 bits, if analog input of Lch or Rch overflows (more than -0.3dBFS). When the analog input is overflowed, the output signal of OVF1/2 pins have the same group delay as ADC  $(GD = 16$ /fs = 333µs @fs=48kHz). OVF1/2 pins are "L" for 518/fs (=11.8ms @fs=48kHz) after PDN = " $\uparrow$ ", and then overflow detection is enabled.

![](_page_41_Picture_212.jpeg)

Table 15. Overflow detect control (OVFE bit  $=$  "1")

#### <span id="page-41-1"></span>■ Zero Detection

The AK4611 has two pins for zero detect flag outputs. Zero detect function is enabled when the OVFE bit is set to "0". Channel grouping can be selected by the DZFM3-0 bits. [\(Table 16\)](#page-41-0) The DZF1 pin corresponds to the group 1 channels and the DZF2 pin corresponds to the group 2 channels. DZF1 is AND operation of all eight channels and DZF2 is disabled ("L") at mode 0, "H" at mode 1-3. When the input data of all channels in the group 1(group 2) are continuously zeros for 8192 LRCK cycles, the DZF1 (DZF2) pin goes to "H". The DZF1 (DZF2) pin immediately returns to "L" if input data of any channels in the group 1(group 2) is not zero.

Mode	<b>DZFM</b>					<b>AOUT</b>							
	3	$\overline{c}$		$\Omega$	L1	R1	L <sub>2</sub>	R <sub>2</sub>	L <sub>3</sub>	R <sub>3</sub>	L4	R4	
$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	
	$\Omega$	$\Omega$	$\Omega$		DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	
2	$\Omega$	$\Omega$		$\Omega$	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	
3	$\Omega$	$\Omega$			DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	
4	$\Omega$		$\Omega$	$\Omega$	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	
5	$\theta$		$\Omega$		DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF <sub>2</sub>	
6	$\Omega$			$\Omega$	DZF1	DZF1	DZF1	DZF1	DZF1	DZF1	DZF <sub>2</sub>	DZF <sub>2</sub>	
7	$\Omega$				DZF1	DZF1	DZF1	DZF1	DZF1	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	
8		$\Omega$	$\Omega$	$\Omega$	DZF1	DZF1	DZF1	DZF1	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	
9		$\Omega$	$\Omega$		DZF1	DZF1	DZF1	DZF <sub>2</sub>					
10		$\Omega$		$\Omega$	DZF1	DZF1	DZF <sub>2</sub>						
11		$\Omega$			DZF1	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	
12			$\Omega$	$\Omega$	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	DZF <sub>2</sub>	
13			$\Omega$										
14				$\mathbf{0}$		disable ( $DZF1=DZF2 = "L")$							
15												(default)	

<span id="page-41-0"></span>Table 16. Zero detect control (OVFE bit = "0")

#### **■ Digital Attenuator**

AK4611 has a channel-independent digital attenuator (256 levels, 0.5dB steps). Attenuation level of each channel can be set by each the ATT7-0 bits [\(Table 17\)](#page-42-0).

![](_page_42_Picture_171.jpeg)

Table 17. Attenuation level of digital attenuator

<span id="page-42-0"></span>Transition time between set values of ATT7-0 bits can be selected by the ATS1-0 bits [\(Table 18\)](#page-42-1). Transition between set values is the soft transition in Mode1/2/3 eliminating switching noise in the transition.

Mode	ATS1	ATS <sub>0</sub>	ATT speed	
			4096/fs	(default)
			2048/fs	
			512/fs	
			256/fs	

Table 18. Transition time between set values of ATT7-0 bits

<span id="page-42-1"></span>The transition between set values is a soft transition of 4096 levels in mode 0. It takes 4096/fs (85.3ms@fs=48kHz) from 00H(0dB) to FFH(MUTE). If the PDN pin goes to "L", the ATTs are initialized to 00H. The ATTs also become 00H when RSTN bit = "0", and fade to their current value when RSTN bit returns to "1".

\* A power-down release command must be write again (dummy write) after 5 LRCK cycles or later form the first command when releasing power-down mode by PMVR, PMDAC, RSTN, PMDA1, PMDA2, PMDA3 or PMDA4 bit in I2C mode. If this dummy write is not executed, DATT output will keep the initial value (0dB) until the next write is executed.

<span id="page-42-2"></span>![](_page_42_Figure_10.jpeg)

Figure 43. Power-up Sequence Example

#### ■ Soft Mute Operation

Soft mute operation is performed in the digital domain. When the SMUTE bit becomes "1", the output signal is attenuated to  $-\infty$  in the cycle set by ATS bits [\(Table 18\)](#page-42-1) from the current ATT level. When the SMUTE bit is returned to "0", the mute is cancelled and the output attenuation gradually changes to the ATT level in the cycle set by ATS bits. If the soft mute is cancelled before attenuating to  $-\infty$  after starting the operation, attenuation is discontinued and it is returned to ATT level by the same cycle. Soft mute is effective for changing the signal source without stopping the signal transmission.

![](_page_43_Figure_4.jpeg)

#### Notes:

- (1) The time for input data attenuation to  $-\infty$  [\(Table 18\)](#page-42-1). For example, in Normal Speed Mode, this time is 4096LRCK cycles (4096/fs) at ATT\_DATA=00H. ATT transition of the soft-mute is from 00H to FFH
- (2) The time for input data recovery to ATT level [\(Table 18\)](#page-42-1). For example, in Normal Speed Mode, this time is 4096LRCK cycles (4096/fs) at ATT-DATA=FFH. ATT transition of soft-mute is from FFH to 00H.
- (3) The analog output corresponding to the digital input has group delay, GD.
- (4) If the soft mute is cancelled before attenuating to  $-\infty$ , the attenuation is discontinued and returned to ATT level by the same cycle.
- (5) When the input data at all the channels of the group are continuously zeros for 8192 LRCK cycles, DZF1, 2 pins of each channel goes to "H". DZF1/2 pins immediately returns to "L" if the input data of either channel of the group are not zero after going "H".

Figure 44. Soft mute and zero detection

#### **■ System Reset**

The AK4611 should be reset once by bringing the PDN pin = "L" upon power-up. The AK4611 is powered up and the internal timing starts clocking by LRCK """ after exiting the power down state of reference voltage (such as VCOM) by MCLK. The AK4611 is in power-down mode until MCLK and LRCK are input.

#### ■ Power-Down

All ADCs and DACs of the AK4611 are placed in power-down mode by bringing the PDN pin "L" which resets both digital filters at the same time. The PDN pin "L" also resets the control registers to their default values. In power-down mode, when the DVMPD pin "L", the analog outputs go to VCOM voltage, when the DVMPD pin ="H", the analog outputs go to Hi-Z. The SDTO1-2, DZF1-2 pins go to "L" in the power-dwon mode. This reset should always be executed after power-up. For the ADC, an analog initialization cycle (518/fs) starts 3~4/fs after exiting power-down mode. The output data, SDTO1-2, is available after 521~522 cycles of the LRCK clock. For the DAC, an analog initialization cycle (516/fs) starts 3~4/fs after exiting power-down mode. The analog outputs are VCOM voltage when the DVMPD =pin "L", and the analog outputs go to Hi-Z when the DVMPD pin ="H" during the initialization. [Figure 45](#page-44-0) shows the power-down and power-up sequences.

![](_page_44_Figure_4.jpeg)

Notes:

- (1) The analog part of ADC is initialized after exiting power-down state.
- (2) The analog part of DAC is initialized after exiting power-down state.
- (3) Digital output corresponds to analog input and analog output corresponds to digital input have group delay (GD).
- (4) ADC output is "0" data at power-down state.
- (5) The analog outputs are VCOM voltage when the DVMPD pin "L", and the analog outputs go to Hi-Z when the DVMPD pin "H" in power-down mode.
- (6) Click noise occurs at the end of initialization of the analog part. Mute the digital output externally if the click noise influences system applications.
- (7) Click noise occurs at the falling edge of PDN and at 519~520/fs after the rising edge of the PDN pin.
- (8) DZF1-2 pins are "L" in power-down mode (PDN pin  $=$  "L").
- (9) Please mute the analog output externally if the click noise (7) influences system applications.
- (10) There is a delay, 3~4/fs from PDN pin "H" to the start of initial cycle.
- (11) DZF pin= "L" for  $10\sim11$ /fs after PDN pin = " $\uparrow$ ".
- <span id="page-44-0"></span>(12) The PDN pin must be "L" when power up the AK4611 and set to "H" after all poweres are supplied.

Figure 45. Pin power-down/Pin power-up sequence example

All ADCs and all DACs can be powered-down individually through the PMADC bits and PMDAC bits, when the PMVR bit "1". ADC1-2 can be power-down individually through the PMAD2-1 bits. DAC1-4 can be power-down individually by PMDA4-1 bits. In this case, the internal register values are not initialized. When PMADC bit = "0", SDTO1-2 goes to

"L". When PMDAC bit = "0", the analog outputs go to VCOM voltage when the DVMPD pin is "L", and the analog outputs go to Hi-Z when the DVMPD pin "H". When PMDAC bit = "0", DZF1-2 pins go to "H". As some click noise occurs, the analog output should be muted externally if the click noise influences system applications[. Figure 46 s](#page-45-0)hows the power-down and power-up sequences.

![](_page_45_Figure_4.jpeg)

#### Notes:

- (1) The analog section of ADC is initialized after exiting power-down state.
- (2) The analog section of DAC is initialized after exiting power-down state.
- (3) Digital output corresponding to the analog inputs and analog outputs corresponding to the digital inputs have group delay (GD).
- (4) ADC output is "0" data at power-down state.
- (5) The analog outputs are VCOM voltage when the DVMPD pin "L", and the analog outputs go to Hi-Z when the DVMPD pin "H" in power-down mode.
- (6) Click noise occurs at the end of initialization of the analog part. Mute the digital output externally if the click noise influences system application.
- (7) Click noise occurs at  $4~5/$ fs after PMDAC bit becomes "0", and occurs at  $519~520/$ fs after PMDAC bit becomes  $^{\circ}$  1".
- (8) DZF1-2 pins are "H" in power-down mode (PMDAC bit  $=$  "0").
- (9) Mute the analog output externally if the click noise (7) influences system application.
- (10) There is a delay, 4~5/fs from PMDAC bit becomes "0" to the applicable ADC power-down. There is a delay, 4~5/fs from PMDAC bit becomes "0" to the applicable DAC power-down.
- (11) There is a delay, 3~4/fs from PMADC and PMDAC bits become "1" to the start of initial cycle.
- <span id="page-45-0"></span>(12) DZF pin= "L" for  $8 \sim 9$ /fs after PMDAC bit becomes "1".

Figure 46. Bit power-down/Bit power-up sequence example

#### ■ Reset Function

When RSTN bit= "0", the analog and digital part of ADC and the digital part of DACs are powered-down, but the internal register are not initialized. The analog outputs go to VCOM voltage regardless of the DVMPD pin setting, then DZF1-2 pins go to "H" and SDTO1-2 pins go to "L". As some click noise occurs, the analog output should be muted externally if the click noise influences system application. [Figure 47](#page-46-0) shows the power-up sequence.

![](_page_46_Figure_4.jpeg)

Notes:

- (1) The analog section of the ADC is initialized after exiting reset state.
- (2) Digital output corresponding to the analog inputs, and analog outputs corresponding to the digital inputs have group delay (GD).
- (3) ADC output is "0" data at power-down state.
- (4) Click noise occurs when the internal RSTN bit becomes "1". Mute the digital output externally if the click noise influences system application.
- (5) The analog outputs go to VCOM voltage regardless of the DVMPD pin setting when RSTN bit becomes "0".
- (6) Click noise occurs at  $4~5$ /fs after RSTN bit becomes "0", and occurs at  $3~4$ /fs after RSTN bit becomes "1".
- (7) DZF pins go to "H" when the RSTN bit becomes "0", and go to "L" at 8~9/fs after RSTN bit becomes "1".
- (8) There is a delay, 4~5/fs from RSTN bit "0" to the internal RSTN bit "0".
- <span id="page-46-0"></span>(9) There is a delay, 3~4/fs from RSTN bit "1" to the start of initial cycle.

Figure 47. Reset sequence example

#### ■ **ADC** partial Power-Down Function

All of the ADCs can be powered-down individually by PMAD2-1 bits. The analog section and the digital section of the ADC are in power-down mode when the PMAD2-1 bits = "0". The analog section of ADCs are initialized after exiting the power-down state. Digital output corresponding to analog input have group delay (GD). ADC output is "0" data at the power-down state. Click noise occurs when the internal RSTN bit becomes "1". Mute the digital output externally if the click noise influences system applications[. Figure 48](#page-47-0) shows the power-down and power-up sequences by PMAD2-1 bits.

![](_page_47_Figure_4.jpeg)

Notes.

- (1) There is a delay, 4~5/fs from PMAD2-1 bits become "0" to the applicable ADC power-down.
- (2) There is a delay, 2~3/fs from PMAD2-1 bits "1" to the start of initial cycle.
- (3) The analog section of the ADC is initialized after exiting reset state.
- (4) Analog output corresponding to the digital inputs have group delay (GD).
- (5) ADC output is "0" data at power-down state.
- <span id="page-47-0"></span>(6) Click noise occurs when the internal RSTN bit becomes "1". Mute the digital output externally if the click noise influences system application.

Figure 48. ADC partial power-down example

#### ■ DAC partial Power-Down Function

All of the DACs can be powered-down individually by PMDA4-1 bits. The analog section and the digital section of the DAC are placed in power-down mode when the PMDA4-1 bits = "0". The analog output of the powered-down channels, which is by PMDA4-1 bits, go to the voltage of VCOM when the DVMPD pin is "L", and go to Hi-Z when the DVMPD pin "H". Although DZF detection is in operation, the AK4611 stops reflecting the result of DZF detection to DZF1-2 pins. Some click noise occurs in both set-up and release of power-down. Mute the analog output externally or set PMDA4-1 bits when PMDAC bit = "0" or RSTN bit = "0", if click noise aversely affects system performance. [Figure 49](#page-48-0) shows the sequence of the power-down and the power-up by PMDA4-1 bits.

![](_page_48_Figure_4.jpeg)

#### Notes:

- (1) Digital output corresponding to the analog inputs, and analog outputs corresponding to the digital inputs have group delay (GD).
- (2) Analog output of the DAC powered down by PMDA4-1 = "0" and goes to VCOM voltage when the DVMPD pin  $=$ "L", and the analog outputs go to Hi-Z when the DVMPD pin  $=$ "H".
- (3) Click noise occurs at  $4~5$ /fs after RSTN bit becomes "0", and occurs at  $3~4$ /fs after RSTN bit becomes "1". after PMDA4-1 bits are changed, some click noise occurs immediately at output of the channel changed by the own PD bits.
- (4) The DACs will be powered-down  $4\neg 5$ fs after PMDA4-1 bits = "0"
- (5) The initiation stars 2~3fs after PMDA4-1 bits are set to "1".
- (6) The analog parts of DACs are initilised after exiting power down mode.
- (7) Although DZF detection is active at a certain channel set up though PMDA4-1 = "0", the AK4611 stops reflecting the result of DZF detection to DZF1-2 pins.
- (8) DZF detection of the DAC which is set up by the power-down setting is ignored, and DZF1-2 pins go to "H".
- <span id="page-48-0"></span>(9) When signal is input to a DAC, even if the partical power down is applied, DZF1-2 pins will not become "H".

Figure 49. DAC partial power-down example

#### ■ Serial Control Interface

The AK4611's functions are controlled through registers. The registers may be written by two types of control modes. The chip address is determined by the state of the CAD0 and CAD1 inputs. The PDN pin = "L" initializes the registers to their default values. Writing "0" to the RSTN bit can initialize the internal timing circuit, but the register data will not be initialized.

#### (1) 4-wire Serial Control Mode (I2C pin = "L")

The internal registers may be written through the 4-wire  $\mu$ P interface pins (CSN, CCLK, CDTI and CDTO). The data on this interface consists of a 2-bit Chip address, Read/Write, Register address (MSB first, 5bits) and Control data (MSB first, 8bits). The chip address high bit is fixed to "1" and the lower bit is set by the CAD0 pin. Address and data are clocked in on the rising edge of CCLK and data is clocked out on the falling edge. After a low-to-high transition of CSN, data is latched for write operations and CDTO bit outputs Hi-Z. The clock speed of CCLK is 5MHz (max). The value of internal registers is initialized when the PDN pin = "L".

![](_page_49_Figure_6.jpeg)

Figure 50. Serial Control I/F Timing

(2)  $I^2C$ -bus Control Mode (I2C pin = "H")

The AK4611 supports the fast-mode  $I^2C$ -bus (max: 400kHz).

#### (2)-1. WRITE Operations

[Figure 51](#page-50-0) shows the data transfer sequence of the  $I^2C$ -bus mode. All commands are preceded by START condition. A HIGH to LOW transition on the SDA line while SCL is HIGH indicates START condition [\(Figure 57\)](#page-52-0). After the START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit (R/W). The most significant five bits of the slave address are fixed as "00100". The next bits are CAD1 and CAD0 (device address bit). This bit identifies the specific device on the bus. The hard-wired input pins (CAD1/0 pins) set these device address bits [\(Figure 52\)](#page-50-1). If the slave address matches that of the AK4611, the AK4611 generates an acknowledge and the operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse [\(Figure 58\)](#page-52-1). R/W bit  $=$  "1" indicates that the read operation is to be executed. "0" indicates that the write operation is to be executed.

The second byte consists of the control register address of the AK4611. The format is MSB first, and those most significant 3-bits are fixed to zeros [\(Figure 53\)](#page-50-2). The data after the second byte contains control data. The format is MSB first, 8bits [\(Figure 54\)](#page-50-3). The AK4611 generates an acknowledge after each byte is received. Data transfer is always terminated by STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL is HIGH defines STOP condition [\(Figure 57\)](#page-52-0).

The AK4611 can perform more than one byte write operation per sequence. After receipt of the third byte the AK4611 generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal 6-bit address counter is incremented by one, and the next data is automatically taken into the next address.

The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW [\(Figure 59\)](#page-52-2) except for the START and STOP conditions.

<span id="page-50-3"></span><span id="page-50-2"></span><span id="page-50-1"></span><span id="page-50-0"></span>![](_page_50_Figure_9.jpeg)

#### (2)-2. READ Operations

Set the R/W bit = "1" for the READ operation of the AK4611. After transmission of data, the master can read the next address's data by generating an acknowledge instead of terminating the write cycle after the receipt of the first data word. After receiving each data packet the internal 6-bit address counter is incremented by one, and the next data is automatically taken into the next address.

The AK4611 supports two basic read operations: CURRENT ADDRESS READ and RANDOM ADDRESS READ.

#### (2)-2-1. CURRENT ADDRESS READ

The AK4611 contains an internal address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address "n", the next CURRENT READ operation would access data from the address "n+1". After receipt of the slave address with R/W bit "1", the AK4611 generates an acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal address counter by 1. If the master does not generate an acknowledge but generates a stop condition instead, the AK4611 ceases transmission.

![](_page_51_Figure_7.jpeg)

Figure 55. CURRENT ADDRESS READ

#### (2)-2-2. RANDOM ADDRESS READ

The random read operation allows the master to access any memory location at random. Prior to issuing a slave address with the R/W bit ="1", the master must execute a "dummy" write operation first. The master issues a start request, a slave address (R/W bit  $=$  "0") and then the register address to read. After the register address is acknowledged, the master immediately reissues the start request and the slave address with the R/W bit  $=$ "1". The AK4611 then generates an acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an acknowledge but generates a stop condition instead, the AK4611 ceases transmission.

![](_page_51_Figure_11.jpeg)

Figure 56. RANDOM ADDRESS READ

![](_page_52_Figure_2.jpeg)

Figure 57. START and STOP Conditions

<span id="page-52-0"></span>![](_page_52_Figure_4.jpeg)

<span id="page-52-1"></span>![](_page_52_Figure_5.jpeg)

<span id="page-52-2"></span>Figure 59. Bit Transfer on the  $I<sup>2</sup>C$ -Bus

#### **■ Register Map**

![](_page_53_Picture_111.jpeg)

Note: For addresses from 13H to 1FH, data is not written.

When the PDN pin goes to "L", the registers are initialized to their default values.

When RSTN bit goes to "0", the internal timing is reset and the DZF1-2 pins go to "H", but registers are not initialized to their default values.

#### **■ Register Definitions**

![](_page_54_Picture_200.jpeg)

RSTN: Internal timing reset

0: Reset. DZF1-2 pins go to "H", but registers are not initialized.

1: Normal operation

PMDAC: Power management of DAC1-4

0: Power-down

1: Normal operation

PMADC: Power management of ADC1-2

0: Power-down

1: Normal operation

PWVR: Power management of reference voltage

0: Power-down

1: Normal operation

When any blocks are powered-up, the PMVR bit must be set to "1". PMVR bit can be set to "0" only when PMADAL=PMADAR= bits = "0".

![](_page_54_Picture_201.jpeg)

PMAD2-1: Power management of ADC1-2 (0: Power-down, 1: Normal operation)

PMAD1: Power management control of ADC1

PMAD2: Power management control of ADC2

![](_page_54_Picture_202.jpeg)

PMDA4-1: Power management of DAC1-4 (0: Power-down, 1: Normal operation)

PMDA1: Power management control of DAC1

PMDA2: Power management control of DAC2

PMDA3: Power management control of DAC3

PMDA4: Power management control of DAC4

![](_page_55_Picture_197.jpeg)

SMUTE: Soft Mute Enable

 0: Normal operation 1: All DAC outputs soft-muted

 ATS1-0: Digital attenuator transition time setting [\(Table 18\)](#page-42-1) Initial: "00", mode 0

 DIF2-0: Audio Data Interface Modes [\(Table 11,](#page-31-0) [Table 12,](#page-32-0) [Table 13,](#page-33-0) [Table 14\)](#page-33-1) Initial: "100", mode 4 TDM1-0: TDM Format Select [\(Table 11,](#page-31-0) [Table 12,](#page-32-0) [Table 13,](#page-33-0) [Table 14\)](#page-33-1)

![](_page_55_Picture_198.jpeg)

![](_page_55_Picture_199.jpeg)

DIV: Output of Master clock frequency

0: x 1

1: x 1/2

ACKS: Master Clock Frequency Auto Setting Mode Enable 0: Disable, Manual Setting Mode

1: Enable, Auto Setting Mode

Master clock frequency is detected automatically at ACKS bit "1". In this case, the setting of DFS are ignored. When this bit is "0", DFS0, 1 set the sampling speed mode.

 DFS1-0: Sampling speed mode [\(Table 1\)](#page-26-0) The setting of DFS is ignored at ACKS bit ="1".

CKS1-0: Master Clock Input Frequency Select [\(Table 2\)](#page-26-2)

MCKO: Master clock output enable

0: Output "L"

1: Output "MCKO"

![](_page_56_Picture_120.jpeg)

DEMA11-10: De-emphasis response control for DAC1 data on SDTI1 [\(Table 8\)](#page-30-0) Initial: "01", OFF

- DEMA21-20: De-emphasis response control for DAC2 data on SDTI1 [\(Table 8\)](#page-30-0) Initial: "01", OFF
- DEMA31-30: De-emphasis response control for DAC3 data on SDTI1 [\(Table 8\)](#page-30-0) Initial: "01", OFF

DEMA41-40: De-emphasis response control for DAC4 data on SDTI1 [\(Table 8\)](#page-30-0) Initial: "01", OFF

![](_page_56_Picture_121.jpeg)

OVFM2-0: Overflow detect mode select [\(Table 15\)](#page-41-1) Initial: "111", disable

OVFE: Overflow detection enable [\(Table 15\)](#page-41-1) 0: Disable, pin#33 becomes DZF2 pin.

1: Enable, pin#33 becomes OVF pin.

![](_page_57_Picture_192.jpeg)

DZFM3-0: Zero detect mode select [\(Table 16\)](#page-41-0) Initial: "1111", disable

LOOP1-0: Loopback mode enable

00: Normal (No loop back)

 $01: LINI \rightarrow LOUT1, LOUT2$  $RIN1 \rightarrow ROUT1$ ,  $ROUT2$  $\text{LIN2}\rightarrow \text{LOUT3}, \text{LOUT4}$  $RIN2 \rightarrow ROUT3$ , ROUT4

The digital ADC output is connected to the digital DAC input. In this mode, the input DAC data to SDTI1-4 are ignored. The audio format of SDTO at loopback mode becomes mode 3 at mode 0 or 1, and mode 5 at mode 2, respectively.

10:  $SDTI1(L) \rightarrow SDTI2(L)$ ,  $SDTI3(L)$ ,  $SDTI4(L)$  $SDTI1(R) \rightarrow SDTI2(R)$ ,  $SDTI3(R)$ ,  $SDTI4(R)$ In this mode, the input DAC data to SDTI2-4 are ignored.

11: Not Available

LOOP1-0 should be set to "00" at TDM mode.

![](_page_57_Picture_193.jpeg)

DIE2-1: ADC1-2 Differential Input Enable (0: Single-End Input, 1: Differential Input)

DIE1: ADC1 Differential Input Enable DIE2: ADC2 Differential Input Enable

![](_page_57_Picture_194.jpeg)

DOE4-1: DAC1-4 Differential Output Enable (0: Single-End Input, 1: Differential Input)

DOE1: DAC1 Differential Output Enable

DOE2: DAC2 Differential Output Enable

DOE3: DAC3 Differential Output Enable

DOE4: DAC4 Differential Output Enable

![](_page_58_Picture_72.jpeg)

ATT7-0: Attenuation Level [\(Table 17\)](#page-42-0)

\* A power-down release command must be write again (dummy write) after 5 LRCK cycles or later form the first command when releasing power-down mode by PMVR, PMDAC, RSTN, PMDA1, PMDA2, PMDA3 or PMDA4 bit in I2C mode. If this dummy write is not executed, DATT output will keep the initial value (0dB) until the next write is executed. [\(Figure 43\)](#page-42-2)

#### **SYSTEM DESIGN** Condition: Differential Input (DIE2-1 bit = "11"), Differential Output (DOE4-1 bit = "1111") 4-wire Serial Control Interface (I2C pin = "L") Master mode ( $M/S$  pin = "H") The AK4611 has the analog Anti-Alias Filter for Differential Input. The AK4611 does not have the analog Smoothing Filter for Differential Output. Analog 3.3V Analog 3.3V MUTE MUTE MUTE MUTE MI<br>M +  $\overline{a}$ LPF LPF LPF LPF LPF  $LPF \rightarrow \sim$ MUTE  $\overline{\mathbb{R}}$ ब्रि  $\frac{1}{2}$ 57 ।ଖ 53 ส 더 ន 49 48 47 4 45 4 প্ৰ लै  $LOUT2 - 41$ 55 54 VREFH2 ROUT3- AK4611 LOUT4+ AVDD2 ROUT3+ LOUT3- ROUT2- ROUT2+ ROUT4- VSS2 LOUT3+ LOUT<sub>2</sub> TST9 ROUT4+ LOUT4-1 TST11 TST10 TST14 TST13 TST12 61 TST15  $LOUT2+\ 40$ 39 62 TST16 ROUT1-  $LPF \rightarrow \sqrt{MUTE}$ 63 OVF1 / DZF1 ROUT1+- 38 J  $-64$ OVF2 / DZF2 LOUT1- 37  $LPF \rightarrow \overline{MUTE}$ 65  $LN1+$ LOUT1+ 36 DVMPD LIN1- 35 م<br>166 RIN1+ TST8  $\overline{67}$ 34 68 RIN1- TST7 33 LIN2+ SDTI4  $32<sub>1</sub>$ 69 LIN2-  $\sqrt{70}$ SDTI3 <u>| 31</u> 71 RIN2+ SDTI2 30 RIN2-  $\sqrt{72}$ SDTI1  $\overline{29}$ **DSP** 73 TST17 BICK 28 LRCK 74 TST18 27 10u 0.1u VSS1 TST6 26  $\sqrt{75}$ Analog 3.3\ + AVDD1 SDTO2 25 76 VREFH1 77 SDTO1 2.2u 0.1u  $\frac{24}{0.1}$ u 10u **78** VCOM VSS4  $\overline{23}$  $\ddot{\bm{x}}$ + 79 TST19 TVDD1 22 1.6V to 3.6V CCLK / SCL scl. CDTI / SDA 80 TST20 XTI / MCLK 21 DTI/SDA Digital  $20LK/$ MCKO CDTO TVDD2 TST2 CAD0 VSS3 DVDD TST3 CAD1 CSN M/S XTO TST1  $\epsilon$ TST4  $\overline{a}$  $\approx$ NC 20 19 10 뇌 억 গ্ৰ 칙 15  $\overline{1}$ 17 역  $\overline{\phantom{0}}$ N 0م ។ ائ 6  $\mathsf{r}$ ød ol  $\frac{1}{2}$ 0.1u  $\overline{1}$ 10u + +  $\frac{3}{2}$ - 1 -<br>C1 宁 C1 l.6V to 3.6V<br>Digital 1.8V 1.6V to 3.6V Digital Core Analog Ground  $\rightarrow$  Digital Ground  $\vert \quad \mu P$ Digital

Figure 60. Typical Connection Diagram1

Condition: Single-end Input (DIE2-1 bit = "00"), Single-end Output (DOE4-1 bit = "0000")  $I<sup>2</sup>C$  Bus Control Interface (I2C pin = "H")

Slave mode ( $M/S$  pin = "L")

The AK4611 has the analog Anti-Alias Filter for Single-Ended Input.

The AK4611 has the analog Smoothing Filter for Single-Ended Output.

![](_page_60_Figure_6.jpeg)

Figure 61. Typical Connection Diagram2

#### **1. Grounding and Power Supply Decoupling**

The AK4611 requires careful attention to power supply and grounding arrangements. AVDD1, AVDD2, TVDD1 and TVDD2 are usually supplied from analog supply in system. Alternatively if AVDD1, AVDD2, TVDD1 and TVDD2 are supplied separately, the power up sequence is not critical. **VSS1, VSS2, VSS3 and VSS4 of the AK4611 must be connected to analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4611 as possible, with the small value ceramic capacitor being the nearest.

#### **2. Voltage Reference Inputs**

The voltage of VREFH1, VREFH2 set the analog input/output range. The VREFH1 pin is normally connected to AVDD1 with a  $0.1\mu$ F ceramic capacitor. The VREFH2 pin is normally connected to AVDD2 with a  $0.1\mu$ F ceramic capacitor. VCOM is a signal ground of this chip and output the voltage AVDD1x1/2. An electrolytic capacitor 2.2µF parallel with a 0.1µF ceramic capacitor attached to the VCOM pin eliminates the effects of high frequency noise. Ceramic capacitors should be as near to the pin as possible. No load current may be drawn from the VCOM pin. All signals, especially clocks, should be kept away from the VREFH1, VREFH2 and VCOM pins in order to avoid unwanted coupling into the AK4611.

#### **3. Analog Inputs**

The ADC inputs correspond to single-ended and differential are able to select by DIE2-1 bits. When the inputs are single-ended, internally biased to the common voltage  $(AVDD1x1/2)$  with  $9k\Omega(typ)$  resistance. The input signal range scales with the supply voltage and nominally 0.65xVREFH1 Vpp (typ) @fs=48kHz. When the inputs are differential, internally biased to the common voltage (AVDD2x1/2) with  $13k\Omega(typ)$  resistance. The input signal range between LIN(RIN)+ and LIN(RIN)- scales with the supply voltage and nominally  $\pm 0.65$ xVREFH1 Vpp (typ) @fs=48kHz The ADC output data format is 2's complement. The internal HPF removes the DC offset.

The AK4611 samples the analog inputs at 128fs (@ fs=48kHz). The digital filter rejects noise above the stop band except for multiples of the sampling frequency of analog inputs. The AK4611 includes an anti-aliasing filter (RC filter) to attenuate a noise around the sampling frequency of analog inputs.

#### **4. Analog Outputs**

The DAC outputs correspond to single-ended and differential are able to select by DOE4-1 bits. When the outputs are single-ended, the output signal range is centered around the VCOM voltage and nominally 0.63 x VREFH2 Vpp. When the outputs are differential, the output signal ranges are  $\pm 0.63$  x VREFH2 Vpp (typ) centered around the VCOM voltage. The differential outputs are summed externally,  $V_{AOUT} = [L(R)OUT] + [L(R)OUT]$  between  $L(R)OUT$  and  $L(R)OUT$ . If the summing gain is 1, the output range is 4.16Vpp (typ@AVDD2=3.3V). The bias voltage of the external summing circuit is supplied externally. The DAC input data format is 2's complement. The output voltage is a positive full scale for 7FFFFFH(@24bit) and a negative full scale for 800000H(@24bit). The ideal output is VCOM voltage for 000000H(@24bit). The internal analog filters remove most of the noise generated by the delta-sigma modulator of DAC beyond the audio passband, when the single-end input mode. The differential output mode does not have the internal analog filters, therefore this noise should be remove by the external analog filters.

DC offsets on analog outputs are eliminated by AC coupling since DAC outputs have DC offsets of a few mV.

#### **5. External Analog Inputs Circuit**

[Figure 62 s](#page-62-0)hows the input buffer circuit example 1. The input level of this circuit is 4.3Vpp (AK4611: typ.  $\pm$ 2.15Vpp).

![](_page_62_Figure_4.jpeg)

Figure 62. Input buffer circuit example 1 (DC coupled single-end input)

<span id="page-62-0"></span>[Figure 63 s](#page-62-1)hows the input buffer circuit example 2. The input level of this circuit is  $4.3Vpp$  (AK4611: typ.  $\pm 2.15Vpp$ ).

![](_page_62_Figure_7.jpeg)

Figure 63. Input buffer circuit example 2 (AC coupled single-end input)

<span id="page-62-1"></span>[Figure 64](#page-62-2) shows the input buffer circuit example 3. The input level of this circuit is  $\pm 2.15Vpp$  (AK4611: typ.  $\pm 2.15Vpp$ ).

![](_page_62_Figure_10.jpeg)

<span id="page-62-2"></span>Figure 64. Input buffer circuit example 3 (AC coupled differential input)

[Figure 65](#page-63-0) shows the input buffer circuit example 4. The input level of this circuit is  $\pm 2.15Vpp$  (AK4611: typ.  $\pm 2.15Vpp$ ).

![](_page_63_Figure_3.jpeg)

Figure 65. Input buffer circuit example 4 (AC coupled single-end input)

#### <span id="page-63-0"></span>**6. External Analog Outputs Circuit**

[Figure 66 s](#page-63-1)hows the output buffer circuit example 1. The output level of this circuit is  $4.16Vpp (AK4611: typ. \pm 2.08Vpp)$ .

![](_page_63_Figure_7.jpeg)

Figure 66. Output buffer circuit example 1 (DC coupled differential output)

<span id="page-63-1"></span>[Figure 67 s](#page-63-2)hows the output buffer circuit example 2. The output level of this circuit is  $4.16Vpp$  (AK4611: typ.  $\pm 2.08Vpp$ ).

![](_page_63_Figure_10.jpeg)

<span id="page-63-2"></span>Figure 67. Output buffer circuit example 2 (AC coupled differential output)

[Figure 68](#page-64-0) shows the output buffer circuit example 3. The output level of this circuit is 4.16Vpp (AK4611: typ. 2.08Vpp).

![](_page_64_Figure_3.jpeg)

Figure 68. Output buffer circuit example 3 (AC coupled single-end output)

<span id="page-64-0"></span>[Figure 69](#page-64-1) shows the output buffer circuit example 4. The output level of this circuit is 2.08Vpp (AK4611: typ. 2.08Vpp).

![](_page_64_Figure_6.jpeg)

<span id="page-64-1"></span>Figure 69. Output buffer circuit example 4 (AC coupled single-end output)

#### **PACKAGE**

80-pin LQFP ( Unit: mm )

![](_page_65_Figure_4.jpeg)

#### **■ Package & Lead frame material**

 Lead frame material: Cu Lead frame surface treatment: Solder (Pb free) plate

Package molding compound: Epoxy resin, Halogen (bromine and chlorine) free

![](_page_66_Figure_2.jpeg)

**MARKING (AK4611VQ)** 

![](_page_66_Figure_4.jpeg)

1) Pin #1 indication

- 2) Date Code: XXXXXXX(7 digits)
- 3) Marking Code: AK4611VQ
- 4) Asahi Kasei Logo

![](_page_67_Picture_216.jpeg)

#### **IMPORTANT NOTICE**

- 0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
- 1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
- 2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
- 3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
- 4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
- 6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
- 7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.