ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,



FAN54040 — FAN54047 USB-OTG, 1.55 A, Li-lon Switching Charger with Power Path and 2.3 A Production Test Support

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-lon and Li-Polymer Battery Packs
- Pow er Path Circuit Ensures Fast System Startup with a Dead Battery when VBUS is Connected
- 1.55 A Maximum Charge Current
- Float Voltage Accuracy:
 - ±0.5% at 25°C
 - ±1% from 0 to 125°C
- ±5% Input and Charge Current Regulation Accuracy
- Temperature-Sense Input Prevents Auto-Charging for JETA Compliance
- Thermal Regulation and Shutdown
- 4.2 V at 2.3 A Production Test Mode
- 5 V, 500 mA Boost Mode for USB OTG
- 28 V Absolute Maximum Input Voltage
- 6 V Maximum Input Operating Voltage
- Programmable through High-Speed PC Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
 - Input Current
 - Fast-Charge / Termination Current
 - Float Voltage
 - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1 μH External Inductor
- Safety Timer with Reset Control
- Dynamic Input Voltage Control
- Very Low Battery Current when Charger Inactive

Applications

- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

All trademarks are the property of their respective owners.

Description

The FAN5404X family includes 2 C controlled 1.55 A USB-compliant switch-mode chargers with power path operation and USB OTG boost operation. Integrated with the charger, the IC supports production test mode, which provides 4.2 V at up to 2.3 A to the system.


To facilitate fast system startup, the IC includes a power path circuit, which disconnects the battery from the system rail, ensuring that the system can power up quickly following a VBUS connection. The power path circuit ensures that the system rail stays up when the charger is plugged in, even if the battery is dead or shorted.

The charging parameters and operating modes are programmable through an $^{\circ}C$ Interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3 MHz to minimize the size of external passive components.

The FAN5404X provides battery charging in three phases: conditioning, constant current, and constant voltage. The integrated circuit automatically restarts the charge cycle when the battery falls below a voltage threshold. If the input source is removed, the IC enters a high-impedance mode blocking battery current from leaking to the input. Charge status is reported back to the host through the IC port.

Dynamic input voltage control prevents a weak adapter's voltage from collapsing, ensuring charging capability from such adapters.

The FAN5404X is available in a 25-bump, 0.4 mm pitch, WLCSP package.



Ordering Information

Part Number	Temperature Range	Package	PN Bits: IC_INFO[5:3]	Packing Method
FAN54040UCX			000	
FAN54041UCX	-40 to 85°C		001	
FAN54042UCX ⁽¹⁾		25-Bump, Wafer-Level	010	Tone and Pool
FAN54045UCX ⁽¹⁾	-40 to 65 C	Chip-Scale Package (WLCSP), 0.4 mm Pitch	101	Tape and Reel
FAN54046UCX ⁽¹⁾			110	
FAN54047UCX			110	


Note:

1. Contact ON Semiconductor Sales for availability.

Table 1. Feature Comparison Summary

Part Number	Slave Address	Automatic Charge	Battery Absent Behavior	E1 Pin
FAN54040	1101011	Yes	Off	POK_B
FAN54041	1101011	No	Off	POK_B
FAN54042	1101011	Yes	On	POK_B
FAN54045	1101011	No	Off	ILIM
FAN54046	1101011	No	On	ILIM
FAN54047	1101011	Yes	On	ILIM

Block Diagram



PMID	Q1A	Q1B
Greater than V _{BAT}	ON	OFF
Less than V _{BAT}	OFF	ON

SYS	Q4A	Q4B
Greater than V _{BAT}	ON	OFF
Less than V _{BAT}	OFF	ON

Figure 2. IC and System Block Diagram

Table 2. Recommended External Components

Component	Description	Vendor	Parameter	Тур.	Unit
L1	1 μH, 20%, 2.2 A, 2016	Taiyo Yuden MAKK2016T1R0M	L	1.0	μН
L'	1 μιι, 20/6, 2.2 Α, 2010	or Equivalent	DCR (Series R)	75	mΩ
C _{BAT} , C _{SYS}	10 μF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M TDK: C1608X5R0J106M	С	10	μF
Смід	4.7 μF, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J475K TDK: C1608X5R0J475K	C ⁽²⁾	4.7	μF
C _{BUS} ,	1.0 μF, 10%, 25 V, X5R, 0603	Murata GRM188R61E105K TDK:C1608X5R1E105M	С	1.0	μF
Q5	PMOS,12 V, 16 mΩ, MLP2x2	ON Semiconductor FDMA905P	R _{DS(ON)}	16	mΩ
Cref	1 μF, 10%, 6.3 V, X5R, 0402		С	1.0	μF

Note:

2. 6.3 V rating is sufficient for C_{MID} since PMID is protected from over-voltage surges on VBUS by Q3.

Pin Configuration




Figure 3. Top View




Figure 4. Bottom View

Pin Definitions

Pin#	Name	Description
A1	SDA	I ² C Interface Serial Data. This pin should not be left floating.
B1	SCL	I ² C Interface Serial Clock. This pin should not be left floating.
C1	DIS	Disable . If this pin is held HIGH, Q1 and Q3 are turned off, creating a HIGH Z condition at VBUS and the PWM converter is disabled.
D1	STAT	Status . Open-drain output indicating charge status. The IC pulls this pin LOW when charge is in progress; can be used to signal the host processor when a fault condition occurs.
E1	POK_B	Power OK (FAN54040-2) . Open-drain output that pulls LOW when VBUS is plugged in and the battery has risen above V _{LOWV} . This signal is used to signal the host processor that it can begin to draw significant current.
E1	ILIM	Input Current Limit (FAN54045-7). Controls input current limit in Auto-Charge Mode. When LOW, input current is limited to 100 mA maximum. When HIGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the IBUSLIM bits.
A2 – D2	PGND	Power Ground . Pow er return for gate drive and power transistors. The connection from this pin to the bottom of C_{MID} should be as short as possible.
E2	AGND	Analog Ground. All IC signals are referenced to this node.
A3 – C3	SW	Switching Node. Connect to output inductor.
D3 – E3	SYS	System Supply. Output voltage of the switching charger and input to the power path controller. Bypass SYS to PGND with a 10 μ F capacitor.
A4 – C4	PMID	Power Input Voltage . Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μ F, 6.3 V capacitor to PGND.
D4 – E4	VBAT	Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μ F capacitor to PGND. VBAT is a power path connection.
A5 – B5	VBUS	Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.
C5	GATE	External MOSFET Gate . This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.
D5	NTC	Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit autocharging when the battery temperature is outside of permitted fast-charge limits.
E5	REF	Reference Voltage. REF is a 1.8 V regulated output.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	F	Parameter			Max.	Unit
V _{BUS}	Voltage on VPLIS Din			-0.3	20.0	V
V BUS	Voltage on VBUS Pin	Pulsed, 100 ms Max	imum Non-Repetitive	-1.0	28.0 -0.3 7.0 -0.3 7.0	V
Vı	Voltage on PMID Voltage Pin			-0.3	7.0	V
V 1	Voltage on SW, SYS, VBAT, STAT, DIS Pins			-0.3	7.0	1 '
Vo	Voltage on Other Pins			-0.3	6.5 ⁽³⁾	V
dV _{BUS}	Maximum V _{BUS} Slope Above 5.5 V when Boost or Charger Active				4	V/µs
	Electrostatic Discharge	Human Body Model per JESD22-A114		2000		V
ESD	Protection Level	Charged Device Mo	del per JESD22-C101	5	7.0 7.0 6.5 ⁽³⁾ 4	1 '
LSD	IEC 61000-4-2 System ESD ⁽⁴⁾	USB Connector	Air Gap		15	kV
	LO 01000-4-2 System LOD	Pins (V _{BUS} to GND)	Contact		8	N.V
TJ	Junction Temperature		-40	+150	°C	
T _{STG}	Storage Temperature		-65	+150	°C	
TL	Lead Soldering Temperature, 10	Seconds			+260	°C

Note:

- Lesser of 6.5 V or V₁ + 0.3 V.
- 4. Guaranteed if $C_{BUS} \ge 1 \mu F$ and $C_{MID} \ge 4.7 \mu F$.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Unit
V _{BUS}	Supply Voltage		4	6	V
V _{BAT(MAX)}	Maximum Battery Voltage when Boost enabled			4.5	V
$-\frac{dV_{BUS}}{dt}$	Negative VBUS Slew Rate during VBUS Short Circuit,	T _A ≤ 60°C		4	V/µs
- dt	C _{MID} ≤ 4.7 μF, see VBUS Short While Charging	T _A ≥ 60°C		4 6 4.5 4 2 30 +85	ν /μδ
TA	Ambient Temperature		-30	+85	°C
TJ	Junction Temperature (see Thermal Regulation and Prote	ection section)	-30	+120	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_{A} . For measured data, see Table 18.

Symbol	Parameter	Typical	Unit
θ JA	Junction-to-Ambient Thermal Resistance (see also Figure 18)	50	°C/W
θЈВ	Junction-to-PCB Thermal Resistance	20	°C/W

Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; $V_{BUS}=5.0 \text{ V}$; HZ_MODE ; $OPA_MODE=0$; (Charge Mode); SCL, SDA=0 or 1.8 V; and typical values are for $T_J=25^{\circ}C$.

Symbol	Parameter	Conditi	ons	Min.	Тур.	Max.	Unit
Power Supp	lies						
		V _{BUS} > V _{BUS(min)} , PWM	Sw itching		10		mA
l _{VBUS}	VBUS Current	V _{BUS} > V _{BUS(min)} ; V _{BAT} I _{BUSLIM} =100 mA	> V _{OREG}		2.5		mA
		0°C < T _J < 85°C, HZ_ V _{BAT} < V _{LOWV} , 32S Mo				280	μΑ
l _{BAT_HZ}	Battery Discharge Current in High- Impedance Mode	DIS=1, or HZ_MODE= V _{BUS} =0, 5 V or Floating			<1	10	μΑ
l _{BUS_HZ}	Battery Leakage Current to V _{BUS} in High-Impedance Mode	DIS=1, or HZ_MODE= V _{BUS} Shorted to Groun		-5.0	-0.2		μΑ
Charger Vol	tage Regulation				<u> </u>	<u> </u>	
	Charge Voltage Range			3.5		4.4	V
Voreg		T _A =25°C		-0.5		+0.5	%
	Charge Voltage Accuracy	T _J =0 to 125°C		-1		+1	%
Charging Cu	ırrent Regulation	l .		1			
		., ,, ,,	IO_LEVEL=0	550		1550	mA
l ochrg	Output Charge Current Range	V _{LOWV} < V _{BAT} < V _{OREG}	IO_LEVEL=1	290	340	390	mA
	Charge Current Accuracy	IO_LEVEL=0		- 5		+5	%
Weak Batter	y Detection			1			
V_{LOWV}	Weak Battery Threshold Range			3.4		3.7	V
	Weak Battery Threshold Accuracy		- 5		+5	%	
	Weak Battery Deglitch Time	Rising Voltage, 2 mV		30		ms	
Logic Levels	s : DIS, SDA, SCL				<u> </u>	<u> </u>	
V _{IH}	High-Level Input Voltage			1.05			V
V _{IL}	Low-Level Input Voltage					0.4	V
I _{IN}	Input Bias Current	Input Tied to GND or	V _{BUS}		0.01	1.00	μΑ
Charge Terr	nination Detection				<u> </u>	<u> </u>	
	Termination Current Range	V _{BAT} > V _{OREG} - V _{RCH} ,	V _{BUS} > V _{SLP}	50		400	mA
	Tamaia dia 2000 da Assaulta	IтERM Setting ≤ 100 m	A	-15		+15	0/
(TERM)	Termination Current Accuracy	ITERM Setting ≥ 200 m	A	-5		280 10 4.4 +0.5 +1 1550 390 +5 3.7 +5 0.4 1.00	%
	Termination Current Deglitch Time				30		ms
Power Path	(Q4) Control						
			IO_LEVEL=1	290	340	390	mA
ILIN	Power Path Max. Charge Current	IBUSLIM > 01, IOCHARGE≤ 02	IO_LEVEL=0	400	450	510	mA
		IBUSLIM > 01, IOCHARGE > 02	IO_LEVEL=0	650	725	800	mA
V	VBAT to SYS Threshold for Q4 and	(SYS-VBAT) Falling		-6	– 5	-3	mV
V _{THSYS}	Gate Transition While Charging	(SYS-VBAT) Rising		-1	+1	2	mV
Production	Test Mode						
V _{BAT(PTM)}	Production Test Output Voltage	1 mA < l _{BAT} < 2 A, V _{BUS} =5.5 V		4.116	4.200	4.284	V
BAT(PTM)	Production Test Output Current	20% Duty with Max. Period 10 ms		2.3			Α

Continued on the following page...

Electrical Specifications (Continued)

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; $V_{BUS}=5.0 \text{ V}$; HZ_MODE ; $OPA_MODE=0$; (Charge Mode); SCL, SDA=0 or 1.8 V; and typical values are for $T_J=25^{\circ}C$.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Power	Source Detection	•				1
T1	T1 (0°C) Temperature Threshold		71.9	73.9	75.9	
T2	T1 (10°C) Temperature Threshold		62.6	64.6	66.6	% of
T3	T1 (45°C) Temperature Threshold		31.9	32.9	34.9	VREF
T4	T1 (60°C) Temperature Threshold		21.3	23.3	25.3	
Input Power	Source Detection					
V _{IN(MIN)1}	VBUS Input Voltage Rising	To Initiate and Pass VBUS Validation		4.29	4.42	V
V _{IN(MIN)2}	Minimum VBUS during Charge	During Charging		3.71	3.94	V
tvbus_valid	VBUS Validation Time			30		ms
V _{BUS} Contro	ILoop	•		•	•	•
V _{BUSLIM}	VBUS Loop Setpoint Accuracy		-3		+3	%
Input Currer	nt Limit		•	•		
	Charger Input Current Limit	IBUSLIM Set to 100 mA	88	93	98	mΛ
BUSLIM	Threshold	IBUSLIM Set to 500 mA	450	475	500	- mA
V _{REF} Bias Ge	nerator		- L			
V	Bias Regulator Voltage	V _{BUS} > V _{IN(MIN)}		1.8		V
V_{REF}	Short-Circuit Current Limit			2.5		mA
Battery Rech	narge Threshold		•	•		
V	Recharge Threshold	Below V _(OREG)	100	120	150	mV
V _{RCH}	Deglitch Time	V _{BAT} Falling Below V _{RCH} Threshold		130		ms
STAT, POK_I	B Output	•			•	•
V _{STAT(OL)}	STAT Output Low	I _{STAT} =10 mA			0.4	V
ISTAT(OH)	STAT High Leakage Current	V _{STAT} =5 V			1	μΑ
Battery Dete	ction	•	1			
IDETECT	Battery Detection Current before Charge Done (Sink Current) (5)	Begins after Termination Detected		-0.8		mA
tdetect	Battery Detection Time	and V _{BAT} ≤ V _{OREG} -V _{RCH}		262		ms
Sleep Comp	arator		- L			
V_{SLP}	Sleep-Mode Entry Threshold, VBUS-VBAT	2.3 V ≤ V _{BAT} ≤ V _{OREG} , V _{BUS} Falling	0	0.04	0.10	V
Power Switch	thes (see Figure 2)		<u> </u>			
	Q3 On Resistance (VBUS to PMID)	I _{IN(LIMIT)} =500 mA		180	250	
D	Q1 On Resistance (PMID to SW)			130	225	mΩ
R _{DS(ON)}	Q2 On Resistance (SW to GND)			150	225	
	Q4 On Resistance (SYS to VBAT)	V _{BAT} =4.2 V		70	100	mΩ
ISYNC	Synchronous to Non-Synchronous Current Cut-Off Threshold ⁽⁶⁾	Low-Side MOSFET (Q2) Cycle-by- Cycle Current Limit		140		mA

Continued on the following page...

Electrical Specifications (Continued)

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; $V_{BUS}=5.0~V$; HZ_MODE ; $OPA_MODE=0$; (Charge~Mode); SCL, SDA=0 or 1.8 V; and typical values are for $T_J=25^{\circ}C$.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Charger PW	M Modulator	•		ı		
fsw	Oscillator Frequency		2.7	3.0	3.3	MHz
D _{MAX}	Maximum Duty Cycle				100	%
D _{MIN}	Minimum Duty Cycle			0		%
Boost Mode	Operation (OPA_MODE=1, HZ_MOD	DE=0)				1
V _{BOOST}	Boost Output Voltage at VBUS	$2.5~\text{V} < \text{V}_{\text{BAT}} < 4.5~\text{V},~\text{I}_{\text{LOAD}}$ from 0 to 200 mA	4.80	5.07	5.20	V
A BOOST	boost Output Voltage at VBOS	$3.0~\text{V} < \text{V}_{\text{BAT}} < 4.5~\text{V},~\text{I}_{\text{LOAD}}$ from 0 to 500 mA	4.77	5.07	5.20	
BAT(BOOST)	Boost Mode Quiescent Current	PFM Mode, V _{BAT} =3.6 V, I _{LOAD} =0		250	350	μА
ILIMPK(BST)	Q2 Peak Current Limit		1350	1550	1950	mA
UVLO _{BST}	Minimum Battery Voltage for Boost	While Boost Active		2.32		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
UVLOBST	Operation To Start Boost Regulator			2.48	2.70	V
VBUS Load	Resistance	-			· ·	
Ъ	VIDLIC to DOND, Desistance	Normal Operation		500		kΩ
R _{VBUS}	VBUS to PGND Resistance	VBUS Validation		100		Ω
Protection a	ind Timers	•				I .
V/DLIC	VBUS Over-Voltage Shutdown	V _{BUS} Rising	6.09	6.29	6.49	V
VBUS _{OVP}	Hysteresis	V _{BUS} Falling		100		mV
LIMPK(CHG)	Q1 Cycle-by-Cycle Peak Current Limit	Charge Mode		3		Α
M	Battery Short-Circuit Threshold	V _{BAT} Rising	1.95	2.00	2.05	V
V _{SHORT}	Hysteresis			100		mV
I	Linear Charging Current	V _{BAT} < V _{SHORT}		13		mA
ISHORT	Linear Charging Current	Linear		30		IIIA
Ta	Thermal Shutdown Threshold (7)	T _J Rising		145		°C
T _{SHUTDWN}	Hysteresis ⁽⁷⁾	T _J Falling		25		1 ~
T _{CF}	Thermal Regulation Threshold ⁽⁷⁾	Charge Current Reduction Begins		120		°C
tint	Detection Interval			2.1		S
tono	32-Second Timer ⁽⁸⁾	Charger Enabled	20.5	25.2	28.0	s
t ₃₂ s	52-Second Timer	Charger Disabled	18.0	25.2	34.0	
t _{15MIN}	15-Minute Timer	15-Minute Mode (FAN54040, FAN54042, FAN54046, FAN54047)	12.0	13.5	15.0	min
Δt_{LF}	Low-Frequency Timer Accuracy	Charger Inactive	-25		25	%

Notes:

- 5. Negative current is current flowing from the battery to VBUS (discharging the battery).
- 6. Q2 alw ays turns on for 60 ns, then turns off if current is below IsyNC.
- 7. Guaranteed by design; not tested in production.
- 8. This tolerance (%) applies to all timers on the IC, including soft-start and deglitching timers.

I²C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		Standard Mode			100		
f _{SCL}		Fast Mode			400		
	SCL Clock Frequency	Fast Mode Plus			1000	kHz	
		High-Speed Mode, $C_B \le 100 \text{ pF}$			3400	Ì	
		High-Speed Mode, $C_B \le 400 \text{ pF}$			1700		
		Standard Mode		4.7			
t _{BUF}	BUS-free Time between STOP and START Conditions	Fast Mode		1.3		μS	
	OTATA CONCINOUS	Fast Mode Plus		0.5			
		Standard Mode		4		μS	
	START or Repeated START Hold	Fast Mode		600		ns	
thd;sta	Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160		ns	
		Standard Mode		4.7		μS	
		Fast Mode		1.3		μS	
tLOW	SCL LOW Period	Fast Mode Plus		0.5		μS	
		High-Speed Mode, C _B ≤ 100 pF		160		ns	
		High-Speed Mode, C _B ≤ 400 pF		320		ns	
		Standard Mode		4		μS	
		Fast Mode		600		ns	
t _{HIGH}	SCL HIGH Period	Fast Mode Plus		260		ns	
		High-Speed Mode, C _B ≤ 100 pF		60		ns	
		High-Speed Mode, C _B ≤ 400 pF		120		ns	
		Standard Mode		4.7		μS	
		Fast Mode		600		ns	
tsu;sta	Repeated START Setup Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160		ns	
		Standard Mode		250			
		Fast Mode		100			
tsu;dat	Data Setup Time	Fast Mode Plus		50		ns	
		High-Speed Mode		10			
		Standard Mode	0		3.45	μS	
		Fast Mode	0		900	ns	
thd;dat	Data Hold Time	Fast Mode Plus	0		450	ns	
,		High-Speed Mode, C _B ≤ 100 pF	0		70	ns	
		High-Speed Mode, C _B ≤ 400 pF	0		150	ns	
		Standard Mode	20+0	.1C _B	1000	_	
		Fast Mode	20+0		300		
t _{RCL}	SCL Rise Time	Fast Mode Plus	20+0		120	ns	
		High-Speed Mode, $C_B \le 100 \text{ pF}$	1	10	80	1115	
		High-Speed Mode, $C_B \le 400 \text{ pF}$		L	- •		

Continued on the following page...

I^2C Timing Specifications (Continued)

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Standard Mode	20+0	.1C _B	300	
	SCL Fall Time	Fast Mode	20+0.1C _B		300	ns
tFCL		Fast Mode Plus	20+0	20+0.1C _B		
		High-Speed Mode, $C_B \le 100 \text{ pF}$		10	40	
		High-Speed Mode, $C_B \le 400 \text{ pF}$		20	80	
t = ·	Rise Time of SCL after a Repeated	High-Speed Mode, $C_B \le 100 \text{ pF}$		10	80	20
t _{RCL1}	START Condition and after ACK Bit	High-Speed Mode, $C_B \le 400 \text{ pF}$		20	160	ns
		Standard Mode	20+0	.1C _B	1000	
	SDA Rise Time	Fast Mode	20+0.1C _B		300	ns
trda		Fast Mode Plus	20+0.1C _B		120	
		High-Speed Mode, $C_B \le 100 \text{ pF}$		10	80	
		High-Speed Mode, $C_B \le 400 \text{ pF}$		20	160	
		Standard Mode	20+0	.1C _B	300	
		Fast Mode	20+0	.1C _B	300	
t _{FDA}	SDA Fall Time	Fast Mode Plus	20+0	.1C _B	120	ns
		High-Speed Mode, C _B ≤ 100 pF		10	80	
	Hig	High-Speed Mode, $C_B \le 400 \text{ pF}$		20	160	
		Standard Mode		4		μS
•	Stan Candition Setup Time	Fast Mode		600		ns
tsu;sto	Stop Condition Setup Time	Fast Mode Plus		120		ns
		High-Speed Mode		160		ns
Св	Capacitive Load for SDA and SCL				400	pF

Timing Diagrams






Figure 5. I²C Interface Timing for Fast and Slow Modes



Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 6. I²C Interface Timing for High-Speed Mode






Figure 7. Battery Charge Current vs. V_{BUS} with I_{BUSLIM} =100 mA




Figure 8. Battery Charge Current vs. V_{BUS} with I_{BUSLIM} =500 mA




Figure 9. Efficiency vs. V_{BUS}, I_{BUSLIM}=500 mA, I_{SYS}=0

Figure 10. Efficiency vs. Charging Current, IBUSLIM=No Limit





Figure 11. Charger Startup at V $_{BUS}$ Plug-In, 100 m A $I_{BUSLIM},\,3.2$ V $_{BAT},\,100$ Ω SYS Load

Figure 12. Charger Startup at V_{BUS} Plug-In, 500 m A $I_{INBUSLIM}$, 3.2 V_{BAT}, 100 Ω SYS Load







Figure 13. Charger Startup at V_{BUS} Plug-In Using 300 mA Current Limited Source, 500 mA I_{BUSLIM}, 3.2 V_{BAT}, 50 Ω SYS Load

Figure 14. Charger Startup with HZ Bit Reset, 500 m A $_{\rm IBUSLIM},$ 950 m A $_{\rm ICHARGE},$ 50 Ω SYS Load




Trig?

| Bus | Sys | Sy

Figure 15. Battery Removal / Insertion while Charging, TE=0, 3.9 $V_{BAT}, I_{CHRG}\!=\!950$ mA, $I_{BUSLIM}\!=\!No$ Limit, 50 Ω SYS Load

Figure 16. Battery Removal / Insertion when Charging, TE=1, 3.9 V_{BAT}, I_{CHRG}=950 mA, I_{BUSLIM}=No Limit, 50 Ω SYS Load







Figure 17. No Battery at V $_{BUS}$ Power-Up, FAN54040, 100 Ω SYS Load, 1 $k\Omega$ V $_{BAT}$ Load

Figure 18. No Battery at V_{BUS} Power-Up, FAN54042, 100 Ω SYS Load, 1 k Ω V_{BAT} Load






Figure 19. HZ Mode VBUS Current vs. Temperature, $3.7~\mathrm{V_{BAT}}$

Figure 20. V_{REF} vs. Load Current, Over-Temperature, 5.0 V_{BUS}




Figure 21. Charging vs. Temperature (NTC), +30°C to -10°CFigure 22 Charging vs. Temperature (NTC), +30°C to +70°C 3.7 V_{BAT}, I_{CHRG}=950 mA, No I_{BUSLIM}, 100 Ω SYS Load 3.7 V_{BAT}, I_{CHRG}=950 mA, No I_{BUSLIM}, 100 Ω SYS Load

GSM Typical Characteristics

A 2.0 A GSM pulse applied at VBAT with 5 μ s rise / fall time. Simultaneous to GSM pulse, 50 Ω additional load applied at SYS.




Figure 23. 2.0 A GSM Pulse Response, I_{BUSLIM}=500 m A Control, I_{CHRG}=950 m A, 3.7 V_{BAT}, OREG=4.2 V





Figure 24. 2.0 A GSM Pulse Response, I_{BUSLIM}=500 mA, I_{CHRG}=950 mA, 3.7 V_{BAT}, OREG=4.2 V, 200 mA Source Current Limit

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1, VBAT=3.6 V, TA=25°C.








Figure 25. Efficiency vs. I_{BUS} Over V_{BAT}









Figure 27. Regulation vs. I_{BUS} Over V_{BAT}

Figure 28. Output Ripple vs. I_{BUS} Over V_{BAT}







Figure 29. Quiescent Current (IQ) vs. V_{BAT} Over-Temperature

Figure 30. Battery Discharge Current vs. V_{BAT}, HZ / Sleep Mode

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1, VBAT=3.6 V, TA=25°C.



Tek PreVu

VBUS

VBUS


SW

Chi 5.00 V S M 2.00 μS A Ch4 \ 3.68 V

Chi 2.00 A Ω S Ch4 \ 2.00 V S

Figure 31. OTG Startup, 50 Ω Load, 3.6 V_{BAT} External / Additional 10 μf on VBUS

Figure 32. OTG V_{BUS} Overload Response






Figure 33. Load Transient, 20-200-20 m A I_{BUS} , $t_{RISE/FALL}$ =100 ns

Figure 34. Line Transient, 50 Ω Load, 3.9-3.3-3.9 $V_{BAT},\,t_{RISE/FALL}{=}10~\mu s$

Circuit Description / Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

FAN5404X combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The FAN5404X employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The FAN5404X has four operating modes:

- Charge Mode: Charges a single-cell Li-ion or Li-polymer battery.
- Boost Mode: Provides 5 V power to USB-OTG with an integrated synchronous rectification boost regulator, using the battery as input.
- High-Impedance Mode:
 Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumes very little current from VBUS or the battery.
- Production Test Mode
 This mode provides 4.2 V output on VBAT and supplies a load current of up to 2.3 A.

Charge Mode

In Charge Mode, FAN5404X employs six regulation loops:

- Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the I²C interface.
- Charging Current: Limits the maximum charging current.
 This current is sensed using an internal sense MOSFET.
- 3. VBUS Voltage: This loop is designed to prevent the input supply from being dragged below VBUSLIM (typically 4.5 V) when the input power source is current limited. An example of this would be a travel charger. This loop cuts back the current when VBUS approaches VBUSLIM, allowing the input source to run in current limit.
- 4. Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance works in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the current through Q4 drops below the herm threshold.
- Pow er Path: When V_{BAT} is below V_{BATMIN}, Q4 operates as a linear current source and modulates its current to ensure that the voltage on SYS stays above 3.4 V.
- Temperature: If the IC's junction temperature reaches 120°C, charge current is reduced until the IC's temperature is below 120°C.

Battery Charging Curve

If the battery voltage is below V_{SHORT} , a linear current source pre-charges the battery until V_{BAT} reaches V_{SHORT} . The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN5404X is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging, IBUSLIM or the programmed charging current limits the amount of current available to charge the battery and power the system. The effect of IBUSLIM on ICHARGE can be seen in Figure 36.




Figure 35. Charge Curve, ICHARGE Not Limited by IINLIM




Figure 36. Charge Curve, IBUSLIM Limits ICHARGE

Assuming that V_{OREG} is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V_{OREG} declines and the charger enters the voltage regulation phase of charging. When the current declines to the programmed I_{TERM} value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit (REG1[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 3.5~V to 4.44~V in 20~mV increments, as shown in Table 4.

The following charging parameters can be programmed by the host through $\hat{\Gamma}C$:

Table 3. Programmable Charging Parameters

Parameter	Name	Register
Output Voltage Regulation	Voreg	REG2[7:2]
Battery Charging Current Limit	lochrg	REG4[6:3]
Input Current Limit	I _{INLIM}	REG1[7:6]
Charge Termination Limit	ITERM	REG4[2:0]
Weak Battery Voltage	V_{LOWV}	REG1[5:4]

Table 4. OREG Bits (OREG[7:2]) vs. Charger V_{OUT} (V_{OREG}) Float Voltage

· 0.1.20,		<u> </u>
Decimal	Hex	VOREG
0	00	3.50
1	01	3.52
2	02	3.54
3	03	3.56
4	04	3.58
5	05	3.60
6	06	3.62
7	07	3.64
8	80	3.66
9	09	3.68
10	0A	3.70
11	0B	3.72
12	0C	3.74
13	0D	3.76
14	0E	3.78
15	0F	3.80
16	10	3.82
17	11	3.84
18	12	3.86
19	13	3.88
20	14	3.90
21	15	3.92
22	16	3.94
23	17	3.96

Decimal	Hex	VOREG
24	18	3.98
25	19	4.00
26	1A	4.02
27	1B	4.04
28	1C	4.06
29	1D	4.08
30	1E	4.10
31	1F	4.12
32	20	4.14
33	21	4.16
34	22	4.18
35	23	4.20
36	24	4.22
37	25	4.24
38	26	4.26
39	27	4.28
40	28	4.30
41	29	4.32
42	2A	4.34
43	2B	4.36
44	2C	4.38
45	2D	4.40
46	2E	4.42
47 - 63	2F-3F	4.44

Note:

- 9. Default settings are denoted by **bold** typeface. Provided DIS, CE# and HZ_MODE are LOW, a new charge cycle begins when one of the following occurs:
- The battery voltage falls below V_{OREG} V_{RCH} after charge termination has occurred.
- 2. Any I'C write occurs causing the T32 s timer to run.

Products that include the auto-charge feature also begin charging if:

VBUS Power-on-Reset (POR) occurs and the battery voltage is below the weak battery threshold (V_{LOWV}).

Charge Current Limit (I_{OCHARGE})

Table 5. I_{OCHARGE} Current as Function of I_{OCHARGE} Bits (REG4 [6:3])

DEC	BIN	HEX	I _{OCHARGE} (mA)
0	0000	0	550
1	0001	1	650
2	0010	2	750
3	0011	3	850
4	0100	4	950
5	0101	5	1,050
6	0110	6	1,150
7	0111	7	1,250
8	1000	8	1,350
9	1001	9	1,450
10-15	1010-1111	A-F	1,550

When the IO_LEVEL bit is set (default), the locharge bits are ignored and charge current is set to 340 mA.

PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. The synchronous rectifier (Q2) has a negative current limit that turns off Q2 at 140 mA to prevent current flow from the battery.

Termination Current Limit

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 6.

Table 6. Termination Current as Function of ITERM Bits (REG4[2:0]) or PC_IT Bits (REG7[2:0]

ITERM Bits or PC_IT Bits	Termination Current (mA)
0	50
1	100
2	150
3	200
4	250
5	300
6	350
7	400

When the charge current falls below ITERM; PWM charging stops, but the STAT pin remains LOW. The STAT pin then goes HIGH and the STATUS bits change to CHARGE DONE (10), provided the battery and charger are still connected.

A post-charging feature, "top-off" charging, is available to continue the battery charging to a lower charge current to maximize battery capacity. The PC_EN bit must be set to 1 before the battery charging current reaches the termination current ITERM for normal charging. The post-charging termination current is set by the PC_IT[2:0] bits, as shown in Table 6. If PC_EN is set to 1; right after the normal charging is ended as described above, post charging is started with PC_ON monitor bit set to 1. Once the current reaches the

threshold for post-charging completion, PWM charging stops and PC ON bit changes back to 0.

During post-charging, the STAT pin is HIGH, indicating that the charge current is below the I_{TERM} level. To exit post-charging, one of the following must occur: a V_{BUS} POR, the POK_B cycled when V_{BAT} <3.0 V, or the CE# or HZ_Mode bit cycled.

Safety Timer

At the beginning of charging, the IC starts a 15-minute timer ($t_{15\text{MIN}}$). When this timer times out, charging is terminated. Writing to any register through I^2C stops and resets the $t_{15\text{MIN}}$ timer, which in turn starts a 32-second timer (t_{328}). Setting the TMR_RST bit (REG0[7]) resets the t_{328} timer. If the t_{328} timer times out; charging is terminated, the registers are set to their default values, and charging resumes using the default values with the $t_{15\text{MIN}}$ timer running.

Normal charging is controlled by the host with the t_{32S} timer running to ensure that the host is alive. Charging with the $t_{15\text{MIN}}$ timer running is used for charging unattended by the host. If the $t_{15\text{MIN}}$ timer expires, the IC turns off the charger and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This sequence prevents overcharge if the host fails to reset the t_{32S} timer.

V_{BUS} POR / Non-Compliant Charger Rejection

256 ms after VBUS is connected, the IC pulses the STAT pin and sets the VBUS_CON bit. Before starting to supply current, the IC applies a 110 Ω load from VBUS to GND. V_BUS must remain above V_IN(MIN)1 and below VBUS_OVP for t_VBUS_VALID (32 ms) before the IC initiates charging or supplies power to SYS. The V_BUS validation sequence alw ays occurs before significant current is drawn from VBUS (for example, after a VBUS OVP fault or a V_RCH recharge initiation). t_VBUS_VALID ensures that unfiltered 50/60 Hz chargers and other non-compliant chargers are rejected.

USB-Friendly Boot Sequence

At V_{BUS} POR, when the battery voltage is above the weak battery threshold (V_{LOW}); the IC operates in accordance with its Γ^2 C register settings. If $V_{BAT} < V_{LOW}$ and t_{32s} is not running, the IC sets all registers to their default values and begins to deliver power to SYS.

FAN54040, FAN54042, and FAN54047 feature auto-charge, which allow these parts to deliver charge to the battery prior to receiving host commands.

FAN54041 does not automatically initiate charging at V_{BUS} POR. Instead, it waits in IDLE state for the host to initiate charging through Γ^{C} C commands. While in IDLE state, Q4 and Q5 are on. This allows the system to run through a separate power path without requiring an additional disconnection MOSFET.

Power Path Operation

As long as $V_{BAT} < V_{BATMIN}$, Q4 operates as a linear current source, (Pow er Path Mode) with its current limited to 340 mA. The IC then regulates SYS to 3.54 V and attempts to charge the battery with as much current as possible with the available I_{BUSLIM} input current, without allowing SYS to drop below 3.4 V. This ensures that system power always receives first priority from a limited input supply. During this

time, POK_B is HIGH. If $V_{BAT} < V_{SHORT}$, Q4's current is further reduced to about 13 mA (I_{SHORT}) when I_{BUSLIM} is set to 100 or 500 mA. For all other input current limits, I_{SHORT} current is approximately 30 mA.

The POK_B signal can be used to keep the system in a low-power state, preventing excessive loading from the system while attempting to charge a depleted battery.

Table 7. VBATMIN Thresholds to Exit Power Path Mode

I _{BUSLIM} (mA)	V _{BATMIN} (V)
100	3.4
500	3.3
800	3.2
No Limit	3.2

After V_{BAT} reaches V_{BATMIN} , Q4 closes and is used as a current-sense element to limit I_{CHARGE} per the FC register settings by limiting the PWM modulator's current (Full PWM Mode). During PWM Mode, if SYS drops more than 5 mV (V_{THSYS}) below V_{BAT}, Q4 and Q5 are turned on (GATE is pulled LOW). Once SYS voltage becomes higher than V_{BAT}, Q5 is turned off and Q4 again serves as the current-sense element to limit $I_{OCHARGE}$.

Q4 and Q5 are both turned on when the IC enters SLEEP Mode ($V_{BUS} < V_{BAT}$).

POK_B pulls LOW once V_BAT reaches V_LOW, and remains LOW as long as the IC is in Full PWM Mode. The IC remains in Full PWM Mode as long as V_BAT $>3.0\ V,$ at w hich point, the IC enters Power Path Charging Mode.

Startup with a Dead Battery

At V_{BUS} POR, a 2 k Ω load is applied to VBAT for 256 ms to discharge any residual system capacitance in case the battery is absent or its discharge protection switch is open.

If $V_{BAT} < V_{LOWV}$, all registers are reset to default values and the IC charges in T15Min Mode. If $V_{BAT} < V_{SHORT}$, the SAFETY register is reset to its default value and the Battery Detection test below is performed.

Battery Detection

If V_{BAT} is below V_{SHORT} when charging is enabled, the DBAT_B bit is reset and the IC (except FAN54045 and FAN54046) performs an addition battery detection test.

After V_{BAT} rises above V_{SHORT}, PWM charging begins (when CE# = 0) with the float voltage (V_{OREG}) temporarily set to 4 V. If the battery voltage exceeds 3.7 V within 32 ms of the beginning of PWM charging, the battery is absent. If battery absence is detected:

- STAT pulses, with FAULT bits set to 111, and the NOBAT bit is set.
- 2. For FAN54040 only; the t_{15MIN} timer is disabled until V_{BUS} is removed, IDLE state is entered, and POK_B remains HIGH.
- The IC bypasses the protection switch close test below, since no battery is present.

The FAN54042 and FAN54047 continue to charge.

If V_{BAT} remained below 3.7 V during the initial 32 ms period, Pow er Path Mode charging continues to ensure that the

battery's discharge protection switch has closed before exiting Power Path Mode:

- 1. If V_{BAT} is less than 3.4 V, V_{SYS} is set to 4 V, and Pow er Path charging continues until V_{BAT} has exceeded 3.4 V for at least 128 ms. Charging continues until:
- 2. V_{BAT} has dropped below 3.2 V for at least 32 ms. Once this occurs, V_{SYS} returns to the OREG register setting (default 3.54 V).
- 3. VBAT has again risen above VBATMIN for at least 4 ms.

After these three events, PWM Mode is entered and the IC sets the DBAT_B bit. If the host sets the DBAT_B bit (Reg2[1]), events 1 and 2 above are skipped and PWM Mode is entered once V_{BAT} rises above V_{BATMIN} .

In a typical application, as soon as the host processor has cleared its UVLO threshold (typically 3.3 V), the host's low level software would set the IBUSLIM and IOCHARGE registers to charge the battery more rapidly above $V_{\rm BATMIN}$ as soon as the host determines that more than 100 mA is available through VBUS (see Figure 37).

Once the host processor begins writing to the IC, charge parameters are set by the host, which must continually reset the t_{32S} timer to continue charging using the programmed charging parameters.

If t_{32S} times out; the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed, and charging continues with default charge parameters in T15MIN Mode for the FAN54040, FAN54042, and FAN54047.

POK B (see Table 8)

The POK_B pin and bit are intended to provide feedback to the baseband processor that the battery is strong enough to allow the device to fully function. Whenever the IC is operating in Power Path Mode, POK_B is HIGH. On exiting Power Path Mode, POK_B remains HIGH until $V_{BAT} > V_{LOWV}$. Reg1[5:4] sets the V_{LOWV} threshold.

The STAT pin pulses any time the POK B pin changes.

Table 8. Q4, Q5, POK B, and GATE Operation vs. Charging Mode

Q4 CC-CV Control	V _{BUS}	V_{BAT}	V _{SYS}	Q4	Q5	GATE	POK_B
Pow er Path Mode: Maintain V _{SYS} ≥ 3.4 V	Valid	< V _{BATMIN}	<u><</u> 3.4	Linear	OFF	HIGH	HIGH
Pow er Path Mode: Limit I _{CHARGE} ≤ 340 mA	Valid	< VBATMIN	> 3.4	Linear	OFF	HIGH	HIGH
PWM Mode. Q4 Senses Current for ICHARGE	Valid	$> V_{BATMIN}$ and $< V_{LOWV}$	X	ON	OFF	HIGH	HIGH
TWIN WOOD. QT OCHOCS OUTTON TO IGHANGE	Valid	> V _{LOWV}				TIIGIT	LOW
OFF	<v<sub>BAT</v<sub>	X	Х	ON	ON	LOW	HIGH

Note:

10. POK_B remains LOW until Q4 returns to Power Path Mode. Q4 and Q5 are both ON if V_{SYS} < V_{BAT} and CE# = 0. If CE# = 1 and V_{SYS} < V_{BAT}, Q5 is OFF and Q4 blocks current flow from VBAT to SYS.

Table 9. Q4, Q5 Operation as a Function of Relationship between V_{BUS} and V_{BAT}

PWM	Charger	CE#	V_{BUS}	V _{BAT}	Q4	Q5	GATE
ON	PWM Mode	0	Valid	< V _{SYS} , >V _{BATMIN}	ON	OFF	HIGH
ON	PWM Mode	0	Valid	> V _{SYS} , >V _{BATMIN}	ON	ON	LOW
ON	Disabled	1	Valid	Х	OFF	OFF	HIGH
ON	Pow er Path Charging	0	Valid	2 V < V _{BAT} < V _{BATMIN}	Linear	OFF	HIGH
OFF	30 mA Linear Charging	Х	Valid	< 2 V _{BAT}	ON	ON	LOW
OFF	OFF	Х	Χ	Х	ON	ON	LOW




Figure 37. Recommended Host Software Sequence when Booting with Dead Battery

Battery Temperature (NTC) Monitor

The FAN5404X reduces the maximum charge current and termination voltage if an NTC measuring battery temperature (T_{BAT}) indicates that it is outside the fast-charging limits (T2 to T3), as described in the JEITA specification ¹. There are four temperature thresholds that change battery charger operation: T1, T2, T3, and T4, shown in Table 10.

Table 10. Battery Temperature Thresholds

For use with 10 k Ω NTC, β = 3380, and R_{REF} = 10 k Ω .

Threshold	Temperature	% of V _{REF}
T1	0°C	73.9
T2	10°C	64.6
T3	45°C	32.9
T4	60°C	23.3

Table 11. Charge Parameters vs. T_{BAT}

T _{BAT} (°C)	I _{CHARGE}	V _{FLOAT}		
Below T1	Charging to VBAT Disabled			
Between T1 and T2	locharge / 2 ⁽¹¹⁾	4.0 V		
Between T2 and T3	l ocharge	V_{OREG}		
Between T3 and T4	locharge / 2 ⁽¹¹⁾	4.0 V		
Above T4	Charging to VBAT Disabled			

Note:

 If locharge is programmed to less than 650 mA, the charge current is limited to 340 mA.

Thermistors with other β values can be used, with some shift in the corresponding temperature threshold, as shown in Table 12.

Table 12. Thermistor Temperature Thresholds

R_{REF} = R_{THRM} at 25°C

Parameter	Various Thermistors			
R _{THRM(25°C)}	10 kΩ	10 kΩ	47 kΩ	100 kΩ
β	3380	3940	4050	4250
T1	0°C	3°C	6	8
T2	10°C	12°C	13	14
T3	45°C	42°C	41	40
T4	60°C	55°C	53	51

The host processor can disable temperature-driven control of charging parameters by writing 1 to the TEMP_DIS bit. Since TEMP_DIS is reset whenever the IC resets its registers, the temperature controls are enforced whenever the IC is auto-charging, since auto-charge is always preceded by a reset of registers.

To disable the thermistor circuit, tie the NTC pin to GND. Before enabling the charger, the IC tests to see if NTC is shorted to GND. If NTC is shorted to GND, no thermistor readings occur and the NTC_OK and NTC1-NTC4 is reset.

The IC first measures the NTC immediately prior to entering any PWM charging state, then measures the NTC once per second, updating the result in NTC1-NTC4 bits (Reg 12H[3:0]).

Table 13. NTC1-NTC4 Decoding

T _{BAT} (°C)	NTC4	NTC3	NTC2	NTC1
Above T4	1	1	1	1
Betw een T3 and T4	0	1	1	1
Betw een T2 and T3	0	0	1	1
Between T1 and T2	0	0	0	1
Below T1	0	0	0	0

¹ Japan Electronics and Information Technology Industries Association (JEITA) and Battery Association of Japan. "A Guide to the Safe Use of Secondary Lithium Ion Batteries in Notebook-type Personal Computers," April 28, 2007.

Flow Charts




Figure 38. Charger V_{BUS} POR Flow Chart




Figure 39. Ready State Flow Chart




Figure 40. Charge State Flow Chart




Figure 41. HZ State




Figure 42. IDLE State




Figure 43. Timer Flow Chart for FAN54040, FAN54042, FAN54047




Figure 44. Timer Flow Chart for FAN54041

Input Current Limiting

To minimize charging time without overloading VBUS current limitations, the IC's input current limit can be programmed by the I_{BUSLIM} bits (REG1[7:6]).

Table 14. Input Current Limit

I _{BUSLIM} REG1[7:6]	Input Current Limit
00	100 m A
01	500 mA
10	800 mA
11	No Limit

For the FAN54041, no charging occurs automatically at VBUS POR, so the input current limit is established by the $\log_{\rm USLIM}$ bits.

VBUS Control loop

The IC includes a control loop that limits input current in case a current-limited source is supplying V_{BUS} .

The control increases the charging current until either:

- IBUSLIM or IOCHARGE is reached OF
- V_{BUS}=V_{BUSLIM}.

If V_{BUS} collapses to V_{BUSLIM} , the VBUS loop reduces its current to keep V_{BUS} = V_{BUSLIM} . When the VBUS control loop is limiting the charge current, the VLIM bit (REG5[3]) is set.

Table 15. V_{BUS} Limit as Function of VBUSLIM Bits (REG5[2:0])

V _B			
DEC	BIN	HEX	V _{BUSLIM}
0	000	0	4.213
1	001	1	4.293
2	010	2	4.373
3	011	3	4.453
4	100	4	4.533
5	101	5	4.613
6	110	6	4.693
7	111	7	4.773

Safety Settings

The IC contains a SAFETY register (REG6) that prevents the values in OREG (REG2[7:2]) and IOCHARGE (REG4[7:4]) from exceeding the values of the VSAFE and ISAFE values.

After V_{BAT} rises above V_{SHORT} , the SAFETY register is loaded with its default value and may be written to only before writing to any other register. The same 8-bit value should be written to the Safety register twice to set the register value. After writing to any other register, the SAFETY register is locked until V_{BAT} falls below V_{SHORT} .

The ISAFE (REG6[7:4]) and VSAFE (REG6[3:0]) registers establish values that limit the maximum values of $I_{OCHARGE}$ and V_{OREG} used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or IOCHARGE, respectively; the VSAFE, ISAFE value appears as the OREG, IOCHARGE register value, respectively.

Table 16. Maximum I_{OCHARGE} as Function of ISAFE Bits (REG6[7:4])

DEC	BIN	HEX	I _{OCHARGE(MAX)} (mA)
0	0000	0	550
1	0001	1	650
2	0010	2	750
3	0011	3	850
4	0100	4	950
5	0101	5	1,050
6	0110	6	1,150
7	0111	7	1,250
8	1000	8	1,350
9	1001	9	1,450
10-15	1010-1111	A-F	1,550

Table 17. V_{SAFE} (V_{OREG} Limit) as Function of VSAFE Bits (REG6[3:0])

VSA	AFE (REG6[3:0])		
DEC	BIN	HEX	OREG Max. (REG2[7:2])	VOREG Max.
0	0000	0	100011	4.20
1	0001	1	100100	4.22
2	0010	2	100101	4.24
3	0011	3	100110	4.26
4	0100	4	100111	4.28
5	0101	5	101000	4.30
6	0110	6	101001	4.32
7	0111	7	101010	4.34
8	1000	8	101011	4.36
9	1001	9	101100	4.38
10	1010	Α	101101	4.40
11	1011	В	101110	4.42
12-15	1100-1111	C-F	101111-110010	4.44

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{CF} (about 120°C), the charger reduces its output current to 550 mA to prevent overheating. If the temperature increases beyond $T_{SHUTDOWN}$; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes at programmed current after the die cools to about 120°C.

Additional θ_{JA} data points, measured using the FAN54040 evaluation board, are given in Table 18 (measured with T_A=25°C). Note that as power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and ambient.

Table 18. Evaluation Board Measured θ_{JA}

Power (W)	ΑLθ
0.504	54°C/W
0.844	50°C/W
1.506	46°C/W

Charge Mode Input Supply Protection Sleep Mode

When V_{BUS} falls below $V_{BAT} + V_{SLP}$ and V_{BUS} is above $V_{IN(MIN)}$, the IC enters Sleep Mode to prevent the battery from draining into VBUS. During Sleep Mode, reverse current is disabled by body switching Q1.

Input Supply Low-Voltage Detection

The IC continuously monitors V_{BUS} during charging. If V_{BUS} falls below $V_{IN(MIN)}$, the IC:

- Terminates charging
- Pulses the STAT pin, sets the STATUS bits to 11, and sets the FAULT bits to 011.

If V_{BUS} recovers above the $V_{IN(MIN)}$ rising threshold after time t_{INT} (about two seconds), the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

Input Over-Voltage Detection

When the V_{BUS} exceeds $VBUS_{OVP}$, the IC:

- Turns off Q3
- Suspends charging
- Sets the FAULT bits to 001, sets the STATUS bits to 11, and pulses the STAT pin.

When V_{BUS} falls about 100 mV below V_{BUS} below V_{BUS} , the fault is cleared and charging resumes after V_{BUS} is revalidated (see V_{BUS} POR / Non-Compliant Charger Rejection).

VBUS Short While Charging

If VBUS is shorted with a very low impedance while the IC is charging with $l_{\text{BUSLIMIT}}{=}100~\text{mA},$ the IC may not meet datasheet specifications until power is removed. To trigger this condition, VBUS must be driven from 5 V to GND with a high slew rate. Achieving this slew rate requires a 0 Ω short to the USB cable less than 10 cm from the connector.

SYS Short During Discharge / Supplemental Mode Caution should be taken to ensure the SYS pin is not shorted when connected to a battery. This condition can induce high current flow through the BATFET (Q4) until the battery's own safety circuit trips. The resulting high current can damage the IC.

Charge Mode Battery Detection & Protection V_{BAT} Over-Voltage Protection

The OREG voltage regulation loop prevents V_{BAT} from overshooting V_{OREG} by more than 50 mV when the battery is removed. When the PWM charger runs with no battery, the TE bit is not set and a battery is inserted that is charged to a voltage higher than V_{OREG} ; PWM pulses stop. If no further pulses occur for 30 ms, the IC sets the FAULT bits to 100, sets the STATUS bits to 11, and pulses the STAT pin.

Battery Detection During Charging

The IC can detect the presence, absence, or removal of a battery if the termination bit (TE) is set and CE# = 0. During normal charging, once V_{BAT} is close to V_{OREG} and the charge current falls below I_{TERM} ; the PWM charger continues to provide power to SYS and Q4 is turned off. It then turns on a discharge current, I_{DETECT} , for I_{DETECT} . If V_{BAT} is still above $V_{OREG} - V_{RCH}$, the battery is present and the IC sets the STATUS bits to 10 (Charge Done). If V_{BAT} is below $V_{OREG} - V_{RCH}$, the battery is absent and the IC:

- 1. Sets the charging parameters to their default values.
- Sets the FAULT bits to 111 (Battery Absent) and sets the NOBAT bit.
- 3. If EOC=0, the IC turns off the PWM for $t_{\rm INT}$, then resumes charging. If the battery is still absent, the battery absent fault is then re-enunciated every $t_{\rm INT}$.
- If EOC = 1, the PWM remains on to provide power to SYS, but charge termination and the battery absent test are performed every t_{INT}.

Linear Charging

If the battery voltage is below the short-circuit threshold (V_{SHORT}); a linear current source, I_{SHORT} , charges V_{BAT} until $V_{BAT} > V_{SHORT}$.

For l_{BUSLIM} settings of 100 mA or 500 mA, the linear charging current is typically 13 mA. For higher l_{BUSLIM} settings, the linear charging current is increased to 30 mA.

Charger Status / Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

Table 19. STAT Pin Function

EN_STAT	Charge State	STAT Pin
0	Χ	OPEN
Х	Normal Conditions	OPEN
1	Charging	LOW
Х	Fault (Charging or Boost)	128 μs Pulse, then OPEN

The FAULT bits (R0[2:0]) indicate the type of fault in Charge Mode (see Table 28).

Production Test Mode (PTM)

PTM provides 4.2 V at up to 2.3 A to VBAT when $V_{BUS} = 5.5 \ V \pm 5\%$.

The IC enters PTM when the PROD bit is set and the NOBAT bit is HIGH, indicating that the IC has detected battery absence. A battery absence detection test after VBUS POR is performed automatically for FAN54040, FAN54042, and FAN54047 only.

A battery-absent detection test can be performed at any time by setting the TE bit, setting V_{OREG} to at least 4.0 V, then resetting the CE# bit. If no battery is present; charge termination occurs, followed by a battery absent test, which sets the NOBAT bit. Battery-absence detection is completed within 500 ms from the time that CE# is set.

In PTM, GATE is LOW, Q4 and Q5 are on, and all auxiliary control loops are disabled. Only the OREG loop is active, which controls V_{BAT} to 4.2 V, regardless of the OREG register setting. Thermal shutdown remains active.

During PTM, high current pulses (load currents greater than 1.5 A) must be limited to 20% duty cycle with a minimum period of 10~ms.

Charge Mode Control Bits

Setting either HZ_MODE through $m f^2C$ or DIS pin to HIGH disables the charger, puts the IC into High-Impedance Mode, and stops t_{32S} . If $V_{BAT} < V_{LOWV}$ while in High-Impedance Mode, t_{32S} begins running and, when it overflows, all registers (except SAFETY) reset, which enables t_{15MIN} charging on versions with the 15-minute timer if DIS=0.

When t_{15MIN} overflows, the IC enters High-Impedance Mode (IDLE). A new charge cycle can only be initiated through I^2C or VBUS POR.

Setting the RESET bit clears all registers. If HZ_MODE bit was set when the RESET bit is set, this bit is also cleared, but the t_{32S} timer is not started and the IC remains in High-Impedance Mode.

Table 20. DIS Pin and HZ MODE Bit Functionality

Charging	DIS Pin	HZ_MODE
ENABLE	0	0
DISABLE	Х	1
DISABLE	1	X

Raising the DIS pin stops t_{32S} from advancing, but does not reset it. If the DIS pin is raised during $t_{15\text{MIN}}$ charging, the $t_{15\text{MIN}}$ timer is reset. CE# determines whether charging to V_{BAT} is enabled or not.

Boost Mode

Boost Mode can be enabled if the IC is in 32-Second Mode by setting the OPA_MODE bit HIGH and clearing the HZ MODE bit.

Table 21. Enabling Boost

HZ_MODE	OPA_MODE	BOOST
0	1	Enabled
1	Х	Disabled
Х	0	Disabled

To remain in Boost Mode, the TMR_RST must be set by the host before the t_{32S} timer times out. If t_{32S} times out in Boost Mode; the IC resets all registers, pulses the STAT pin, sets the FAULT bits to 110, and resets the BOOST bit. VBUS POR or reading R0 clears the fault condition.

Boost PWM Control

The IC uses a minimum on-time and computed minimum off-time to regulate V_{BUS} . The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen in Figure 33 and Figure 45.




Figure 45. Output Resistance (R_{OUT})

 V_{BUS} as a function of I_{LOAD} can be computed when the regulator is in PWM Mode (continuous conduction) as:

$$V_{OUT} = 5.07 - R_{OUT} \bullet I_{LOAD}$$
 EQ. 1

At V_{BAT} =3.0 V and I_{LOAD} =300 mA, V_{BUS} drops to:

$$V_{OUT} = 5.07 - 0.30 \cdot 0.3 = 4.98V$$
 EQ. 2

At V_{BAT}=3.6 V and I_{LOAD}=500 mA, V_{BUS} drops to:

$$V_{OUT} = 5.07 - 0.24 \cdot 0.5 = 4.95V$$
 Eq. 3

PFM Mode

If $V_{BUS} > VREF_{BOOST}$ (nominally 5.07 V) when the minimum off-time ends, the regulator enters PFM Mode. Boost pulses are inhibited until $V_{BUS} < VREF_{BOOST}$. The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore, the regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.07 V in PFM Mode.

Table 22. Boost PWM Operating States

Mode	Description	Invoked When
LIN	Linear Startup	V _{BAT} > V _{BUS}
SS	Boost Soft-Start	V _{BUS} < V _{BST}
BST	Boost Operating Mode	V_{BAT} > UVLO _{BST} and SS Completed

Startup

When the boost regulator is shut down, current flow is prevented from V_{BAT} to V_{BUS} , as well as reverse flow from V_{BUS} to V_{BAT} .

LIN State

When EN rises, if $V_{BAT} > UVLO_{BST};$ the regulator first attempts to bring PMID within 400 mV of V_{BAT} using an internal 450 mA current source from VBAT (LIN State). If PMID has not achieved $V_{BAT} - 400 \, \text{mV}$ after 560 μs , a FAULT state is initiated.

SS State

When PMID > $V_{BAT}-400\,\text{mV}$, the boost regulator begins switching with a reduced peak current limit of about 50% of its normal current limit. The output slews up until V_{BUS} is within 5% of its setpoint; at which time, the regulation loop is closed and the current limit is set to 100%.

If the output fails to achieve 95% of its setpoint (V_{BST}) within 128 μs , the current limit is increased to 100%. If the output fails to achieve 95% of its setpoint after this second 384 μs period, a fault state is initiated.

BST State

This is the normal operating mode of the regulator. The regulator uses a minimum $t_{OFF}\text{-}minimum\ t_{ON}$ modulation scheme. The minimum t_{OFF} is proportional to $\frac{V_{IN}}{V_{OUT}},$ w hich

keeps the regulator's switching frequency reasonably constant in CCM. $t_{ON(MIN)}$ is proportional to V_{BAT} and is a higher value if the inductor current reached 0 before $t_{OFF(MIN)}$ in the prior cycle.

To ensure V_{BUS} does not overshoot the regulation point, the boost switch remains off as long as $V_{FB} > V_{REF(BST)}$.

Boost Faults

If a BOOST fault occurs:

- 1. The STAT pin pulses.
- 2. OPA MODE bit is reset.
- 3. The power stage is in High-Impedance Mode.
- 4. The FAULT bits (REG0[2:0]) are set per Table 23.

Restart After Boost Faults

OPA_MODE is reset on boost faults. Boost Mode can only be re-enabled by setting the OPA_MODE bit.

Table 23. Fault Bits During Boost Mode

Fa	Fault Bit		Fault Description	
B2	B1	B0	r aut bescription	
0	0	0	Normal (no fault)	
0	0	1	V _{BUS} > VBUS _{OVP}	
0	1	0	V_{BUS} fails to achieve the voltage required to advance to the next state during soft-start or sustained (>50 μ s) current limit during the BST state.	
0	1	1	V _{BAT} < UVLO _{BST}	
1	0	0	NA: This code does not appear.	
1	0	1	Thermal shutdown	
1	1	0	Timer fault; all registers reset.	
1	1	1	NA: This code does not appear.	

Monitor Registers (Reg10H, Reg11H)

Additional status monitoring bits enable the host processor to have more visibility into the status of the IC. The monitor bits are real-time status indicators and are not internally debounced or otherwise time qualified.

The state of the MONITOR register bits listed in High-Impedance Mode is valid only when V_{BUS} is valid.

I²C Interface

The FAN5404X's serial interface is compatible with Standard, Fast, Fast Plus, and High-Speed Mode fC bus specifications. The FAN5404X SCL line is an input and the SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

Slave Address

Table 24. I²C Slave Address Byte

7	6	5	4	3	2	1	0
1	1	0	1	0	1	1	R/\overline{W}

In hex notation, the slave address assumes a 0 LSB. The hex slave address is D6H for all parts in the family. Other slave addresses can be accommodated upon request. Contact an ON Semiconductor representative.

Bus Timing

As shown in Figure 46, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.





Figure 46. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 47



Transactions end with a STOP condition, which is SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 48.




Figure 48. Stop Bit

During a read from the FAN5404X (Figure 51), the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 49.

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in Fast or Fast Plus Mode (less than 1 MHz clock); slaves do not ACK the transmission.

The master then generates a repeated start condition (Figure 49) that causes all slaves on the bus to switch to HS Mode. The master then sends PC packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a stop bit (Figure 48) is sent by the master. While in HS Mode, packets are separated by repeated start conditions (Figure 49).




Figure 49. Repeated Start Timing

Read and Write Transactions

The figures below outline the sequences for data read and write. Bus control is signified by the shading of the packet,

defined as Master Drives Bus and Slave Drives Bus All addresses and data are MSB first.

Table 25. Bit Definitions for Figure 50 - Figure 53

Symbol	Definition
S	START, see Figure 47
Α	ACK. The slave drives SDA to 0 to acknowledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.
R	Repeated START, see Figure 49
Р	STOP, see Figure 48

Multi-Byte (Sequential) Read and Write Transactions

Sequential Write (Figure 52)

The Slave Address, Reg Addr address, and the first data byte are transmitted to the FAN5404x in the same way as in a byte write (Figure 50). However, instead of generating a Stop condition, the master transmits additional bytes that are written to consecutive sequential registers after the falling edge of the eighth bit. After the last byte written and its ACK bit received, the master issues a STOP bit. The IC contains an 8-bit counter that increments the address pointer after each byte is written.

Seguential Read (Figure 53)

Sequential reads are initiated in the same way as a single-byte read (Figure 51), except that once the slave transmits the first data byte, the master issues an acknowledge instead of a STOP condition. This directs the slave's FC logic to transmit the next sequentially addressed 8-bit word. The FAN5404x contains an 8-bit counter that increments the address pointer after each byte is read, which allows the entire memory contents to be read during one FC transaction.




Figure 53. Multi-Byte (Sequential) Read Transaction

Register Descriptions

The eight user-accessible IC registers are defined in Table 26.

Table 26. I²C Register Address

Register	Register					Address Bits								
Name	REG#	7	6	5	4	3	2	1	0					
CONTROL0	0H	0	0	0	0	0	0	0	0					
CONTROL1	1H	0	0	0	0	0	0	0	1					
OREG	2H	0	0	0	0	0	0	1	0					
IC_INFO	3H	0	0	0	0	0	0	1	1					
IBAT	4H	0	0	0	0	0	1	0	0					
VBUS_CONTROL	5H	0	0	0	0	0	1	0	1					
SAFETY	6H	0	0	0	0	0	1	1	0					
POST_CHA RGING	7H	0	0	0	0	0	1	1	1					
MONITOR0	10H	0	0	0	1	0	0	0	0					
MONITOR1	11H	0	0	0	1	0	0	0	1					
NTC	12H	0	0	0	1	0	0	1	0					
WD_CONTROL	13H	0	1	1	0	1	1	0	0					

Table 27. Register Bit Definitions

This table defines the operation of each register bit for all IC versions. Default values are in **bold** text.

Bit	Name	Value	Туре		Description							
	CONTR	OL0		F	: 00 Default Value=0100 0000							
7	TMR_RST	0	W	Writing a 1 resets the t _{32S} timer; writing a 0 has no effect. Reading this bit always returns 0								
6	EN_STAT	0	R/W		Prevents STAT pin from going LOW during charging; STAT pin still pulses to enunciate faults							
	_	1		Enables S	Enables STAT pin to be LOW when IC is charging							
		00	R	Ready								
5:4	STAT	01		PWM Enab	PWM Enabled. Charging is occurring if CE# = 0.							
5.4	SIAI	10		Charge do	Charge done							
		11		Fault								
3	BOOST	0	R	IC is not in Boost Mode								
3	ВООЗТ	1		IC is in Boost Mode								
2:0	FAULT		R	Table 28. Charger Mode Faults								
					Fault Bit			Fault Description				
					2	1	0	·				
					0	0	0	Normal (No Fault)				
					0	0	1	VBUS OVP				
					0	1	0	Sleep Mode				
					0	1	1	Poor Input Source				
					1	0	0	Battery OVP				
					1	0	1	Thermal Shutdown				
					1	1	0	Timer Fault				
					1	1	1	No Battery				
				For Boost	For Boost Mode faults, see Table 23							

Bit	Name	Value	Type	Descript	ion			
CONT	ROL1		ı	Register Address: 01	Default Value=0011 0X00			
7:6	BUSLIM		R/W	Input current limit; defaults to 00 (100 m A), s	see Table 14			
		00	R/W	3.4 V				
- 4	.,	01		3.5 V	1			
5:4	V_{LOWV}	10		3.6 V	Weak battery voltage threshold			
		11		3.7 V	1			
		0	R/W	Disable charge current termination				
3	TE	1		Enable charge current termination				
	05"	0	R/W	Charging enabled. Default for FAN54040, FA	AN54042, FAN54047.			
2	CE#	1		Charging disabled. Default for FAN54041, F.	AN54045 , FAN54046.			
	17.1005	0	R/W	Not High-Impedance Mode				
1	HZ_MODE	1		High-Impedance Mode	See Table 21			
	ODA MODE	0	R/W	Charge Mode	See Table 21			
0	OPA_MODE	1		Boost Mode	1			
OREG				Register Address: 02	Default Value=0000 1000 (08H)			
7:2	OREG		R/W	Charger output "float" voltage; programmable increments; defaults to 000010 (3.54 V), see				
		0	R/W	Indicates that the IC detected a dead battery has not yet completed the three steps to ensuis closed if a battery is present, as described 21. Writing a 0 to this bit is ignored.	ire that the battery's protection switch			
1	DBAT_B	1		 The IC sets this bit to 1 if any of the following are true: Dead Battery (V_{BAT} < V_{SHORT}) was not detected at VBUS_POR. The IC has completed the three steps to ensure that if the battery present, the battery's protection switch has closed, as described in Dead Battery section on page 21. If the host sets this bit while the IC is charging the battery and DBAT_B is the three steps are aborted and normal Power Path or PWM charging productions. 				
0	EOC	0	R/W	If no battery is detected when a full battery (e Q4 and Q5 remain on, and the charger autom TE and CE# bits unchanged.				
		1		If no battery is detected when a full battery (end of charge) is reached, the PWM charger stays on, allowing the host processor to continue to run with no battery.				
IC_INF	- 0			Register Address: 03	Default Value=100X XXXX			
7:6	Vendor Code	10	R	Identifies ON Semiconductor as the IC supplies	er			
5:3	PN		R	Part number bits, see the Ordering Info on pa	ge 2			
2:0	REV		R	IC Revision, revision 1.X, where X is the decir	mal of these three bits			
IBAT			-	Register Address: 04	Default Value=1000 0001 (81H)			
7	RESET	1	W	Writing a 1 resets all registers, except the Saf writing a 0 has no effect; read returns 1	ety register (Reg6), to their defaults:			
6:3	IOCHARGE	Table 5	R/W	Programs the maximum charge current, see	Table 5			
2:0	ITERM	Table 6	R/W	Sets the current used for charging termination	. see Table 6			

Bit	Name	Value	Туре		Description				
VBUS_	_CONT ROL			Register A	ddress: 05 Default Value=001X X100				
7	Reserved	0	R	This bit alw	ays returns 0				
	DDOD	0	R/W	Charger ope	erates in Normal Mode.				
6	PROD	1		Charger ope	erates in Production Test Mode.				
_	10 1 17/17	0	R/W	Battery curr	rent is controlled by IOCHARGE bits.				
5	IO_LEVEL	1		Battery curr	attery current control is set to 340 mA.				
4	VBUS_CON		R		that V _{BUS} is above 4.4 V (rising) or 3.8 V (falling). When VBUS_CON om 0 to 1, a STAT pulse occurs.				
3	SP	0	R	VBUS contr	rol loop is not active (V _{BUS} is able to stay above V _{BUSLIM})				
3	Ji Ji	1		VBUS contr	rol loop is active and V _{BUS} is being regulated to V _{BUSLIM}				
2:0	VBUSLIM	Table 15	R/W	VBUS contr	rol voltage reference, see Table 15				
SAFET	Υ		•	Register A	ddress: 06 Default Value=0100 0000 (40H)				
7:4	ISAFE	Table 16	R/W	Sets the ma	ximum locharge value used by the control circuit, see Table 16				
3:0	VSAFE	Table 17	R/W	Sets the ma	ximum V _{OREG} used by the control circuit, see Table 17				
POST_	CHARGING		•	Register A	ddress:07 Default Value=0000 0001 (01H)				
					determine whether a battery absent detection will be performed when ading indicates out-of-range when charging.				
				[7:6]	When NTC goes out-of-range				
	DDET		Baar	00 Always do battery absent detection					
7:6	7:6 BDET F		R/W	01 Disable detection in Normal Mode					
				10 Disable detection when Reg FA = B5 (PWM running after charge done.					
				11	NTC out-of-range in charge done does not cause battery absent detection.				
				After charge to improve of	er termination, in the charge done state, these bits control VBUS loading detection of AC power removal from the AC adapter.				
				[5:4]	VBUS loading in Charge Done State:				
5:4	VBUS_LOAD	0	R/W	00	None				
				01	Load VBUS for 4 ms every two seconds				
				10	Load VBUS for 131 ms every two seconds				
			DAA	11	Load VBUS for 135 ms every two seconds				
3	PC_EN	1	R/W	ŭ	ng or background charging feature is disabled				
0.0	DO 15		DAM		ng or background charging feature is enabled				
2:0 MONIT	PC_IT	Table 6	R/W		mination current for post or underground charging, see Table 6 ddress:10H (16) Default Value=XXX0 XXXX (XXH)				
7	ITERM CMP		R		parator output, 1 when l _{CHARGE} > I _{TER} M reference				
	_				BAT comparator, 1 when V _{BAT} < V _{BUS}				
6	VBAT_CMP		R		. , ,				
5	LINCHG		R		mA linear charger ON (V _{BAT} < V _{SHORT})				
4	T_120		R	During this	gulation comparator, 1 when the die temperature is greater than 120°C. condition, charge current is limited to 340 mA.				
3	ICHG		R		the ICHARGE loop is controlling the battery charge current.				
2	IBUS		R		the IBUS (input current) loop is controlling the battery charge current.				
1	VBUS_VALID		R	1 indicates	V _{BUS} has passed validation and is capable of charging.				
0	CV		R		the constant-voltage loop (OREG) is controlling the charger and all ing loops have released.				

Bit	Name	Value	Type	Descripti	on				
MONIT	OR1			Register Address: 11H (17)	Default Value=XX1X XXXX				
7	CATE	0	R	GATE pin is LOW, Q5 is driven on.					
7	GATE	1		GATE pin is HIGH, Q5 is off.					
	\/DAT	0	R	V _{BAT} < V _{BATMIN} in PP charging, V _{BAT} < V _{LOW} in	PWM charging				
6	VBAT	1		V _{BAT} > V _{BATMIN} in PP charging, V _{BAT} > V _{LOW} in	PWM charging				
_	DOK D	0	DAM	POK_B Pin is LOW.					
5	POK_B	1	R/W	POK_B Pin is HIGH. Writing to this bit sets the	POK_B pin.				
4		0	R	DIS pin is LOW.					
4	DIS_LEVEL	1		DIS pin is HIGH.					
	NODAT	1	R	Battery absence					
3	NOBAT	0		Battery presence					
	DC ON	1	R	Post charging (background charging) is under	progress.				
2	PC_ON	0		Post charging (background charging) is not un	der progress.				
1:0	Reserved	0	R	These bits always return 0.					
NTC	I		<u> </u>	Register Address: 12H (18)	Default Value=000X XXXX				
7:6	Reserved	00	R	These bits always return 0.					
		0	R/W	NTC Temperature measurement results affec	t charge parameters.				
5	TEMP_DIS	1		NTC Temperature measurement results do no measurements continue to be updated every s					
4	NTC_OK		R	0 if NTC is either shorted to GND, open, or sh	orted to REF.				
3	NTC4		R	1 indicates that NTC is above the T4 threshold					
2	NTC3		R	1 indicates that NTC is above the T3 threshold					
1	NTC2		R	1 indicates that NTC is above the T2 threshold	See Table 10 – Table 13				
0	NTC1		R	1 indicates that NTC is above the T1 threshold	i.				
WD_C	ONTROL			Register Address: 13H (19)	Default Value = 0110 1100				
7	Reserved	0	R/W	These bits do not change the function of the K) .				
6:5	Reserved	11	R/W	These bits do not change the function of the IC).				
4	Reserved	0	R/W	These bits do not change the function of the IC).				
3	Reserved	1	R/W	These bits do not change the function of the IC).				
	EN 1/250	0		VREG is off					
2	EN_VREG	1	R/W	VREG is on					
	MD DIO	0	Day.	Watchdog timer (T32S) operation normal					
1	WD_DIS	1	R/W	Watchdog timer (T32S) disabled.					
0	Reserved	0	R	This bit always returns 0					
RESTA	\RT		1	Register Address: FAH (250)	Default Value = 1111 1111				
7:0	RESTART		W	Writing B5H restarts charging when the IC is in reads back FF.	n the charge done state. This regis				

PCB Layout Recommendation

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. Power and ground pins should be

routed directly to their bypass capacitors using the top copper layer. The copper area connecting to the IC should be maximized to improve thermal performance. See the layout recommendations in Figure 54.






Figure 54. PCB Layout Recommendation

Product-Specific Dimensions


Product	D	E	X	Υ
FAN5404XUCX	2.40 ±0.030	2.00 ±0.030	0.180	0.380


Physical Dimensions





RECOMMENDED LAND PATTERN (NSMD PAD TYPE)





NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 1994.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE TABLE BELOW.
- G. DRAWING FILNAME: MKT-UC025AArev2.

Figure 55. 25-Ball WLCSP, 5X5 Array, 0.4 mm Pitch, 250 µm Ball

BOTTOM VIEW

Ŧ
ź
42
N54040 - FAN54047-
<u>.</u>
FA
FAN54047
6
47.
ı
S
φ̈́
2
USB-OTG, 1.55 A Li-lon St
1.5
<u>ب</u>
<u> </u>
Ξ
ĭ
SM
₹
Ĭ.
g
S
a
ge
er with Power
∄
P
Š
Pat
Ţ
า and 2.3
2
ω
ΑF
ro
ď
<u>₽</u>
9
Te
ţš
roduction Test Sup
þ
ŎŢ
_

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILL MENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Or der Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative