

www.ti.com

Quad, Serial Input, 12-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 3mW
- SETTLING TIME: 10μs to 0.012%
- 12-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- DOUBLE-BUFFERED DATA INPUTS
- SO-16 or SSOP-20 PACKAGES
- SINGLE-SUPPLY +3V OPERATION

DESCRIPTION


The DAC7617 is a quad, serial input, 12-bit, voltage output Digital-to-Analog Converter (DAC) with guaranteed 12-bit monotonic performance over the -40° C to $+85^{\circ}$ C temperature range. An asynchronous reset clears all registers to either mid-scale ($800_{\rm H}$) or zero-scale ($900_{\rm H}$), selectable via the RESETSEL pin. The individual DAC inputs are double buffered to allow

APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

for simultaneous update of all DAC outputs. The device is powered from a single +3V supply.

Low power and small size makes the DAC7617 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servocontrol. The device is available in SO-16 and SSOP-20 packages and is guaranteed over the -40°C to +85°C temperature range.



SPECIFICATIONS

At $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = +3V$, $V_{REFH} = +1.25V$, and $V_{REFL} = 0V$, unless otherwise noted.

		D	AC7617E,	U	DA	C7617EB,	UB	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error ⁽¹⁾ Linearity Matching ⁽³⁾ Differential Linearity Error Monotonicity Zero-Scale Error Zero-Scale Drift Zero-Scale Matching ⁽³⁾ Full-Scale Error Full-Scale Matching ⁽³⁾ Power Supply Rejection	Code = 00A _H Code = FFF _H	12	5 ±1 ±1 30	±2 ±2 ±1 ±2.4 10 ±2 ±2.4 ±2	*	* * *	±1 ±1 ±1 * * ±1.2 *	LSB ⁽²⁾ LSB LSB Bits mV ppm/°C mV mV mV ppm/V
ANALOG OUTPUT Voltage Output ⁽⁴⁾ Output Current Load Capacitance Short-Circuit Current Short-Circuit Duration	No Oscillation	V _{REFL} -625	100 +8, -2 Indefinite	V _{REFH} +625	*	* *	*	V μΑ pF mA
REFERENCE INPUT V _{REFH} Input Range V _{REFL} Input Range		0		+1.25	*		*	V
DYNAMIC PERFORMANCE Settling Time Channel-to-Channel Crosstalk Output Noise Voltage	To ±0.012% Full-Scale Step On Any Other DAC Bandwidth: 0Hz to 1MHz		5 0.1 65	10		* *	*	μs LSB nV/√Hz
DIGITAL INPUT/OUTPUT Logic Family Logic Levels V _{IH} V _{IL} Data Format	I _{IH} ≤ 10μA I _{IL} ≤ 10μA	V _{DD} • 0.7 −0.3	CMOS	V _{DD} V _{DD} • 0.3	*	*	*	V
POWER SUPPLY REQUIREMENTS V _{DD} I _{DD} Power Dissipation		3.0	3.3 0.8 2.4	3.6 1 3	*	* *	* *	V mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

^{*} Specification same as DAC7617E, U.

NOTES: (1) Specification applies at code $00A_H$ and above. (2) LSB means Least Significant Bit, with V_{REFH} equal to +1.25V and V_{REFL} equal to 0V, one LSB is 0.305mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage does not take into account zero or full-scale error.



ABSOLUTE MAXIMUM RATINGS(1)

V _{DD} to GND	0.3V to +5.5V
V _{REFL} to GND	0.3V to (V _{DD} + 0.3V)
V _{DD} to V _{REFH}	0.3V to V _{DD}
V _{REFH} to V _{REFL}	0.3V to V _{DD}
Digital Input Voltage to GND	0.3V to V _{DD} + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION


PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
DAC7617U DAC7617UB	±2 " ±1	±1 " ±1	SO-16 SO-16	211 " 211	-40°C to +85°C	DAC7617U DAC7617U/1K DAC7617UB	Rails Tape and Reel Rails
DAC76170B	±1 "	ΞΙ	30-16	Z11 "	-40 C to +65 C	DAC76170B DAC7617UB/1K	Tape and Reel
DAC7617E	±2 "	±1 "	SSOP-20	334 "	-40°C to +85°C	DAC7617E DAC7617E/1K	Rails Tape and Reel
DAC7617EB	±1 "	±1 "	SSOP-20	334 "	-40°C to +85°C	DAC7617EB DAC7617EB/1K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7617EB/1K" will get a single 1000-piece Tape and Reel.

PIN CONFIGURATION—U Package



PIN CONFIGURATION—E Package



PIN DESCRIPTIONS—U Package


PIN	LABEL	DESCRIPTION
1	V _{DD}	Positive Analog Supply Voltage, +3V nominal.
2	V _{OUTD}	DAC D Voltage Output
3	V _{OUTC}	DAC C Voltage Output
4	V_{REFL}	Reference Input Voltage Low. Sets minimum output voltage for all DACs.
5	V_{REFH}	Reference Input Voltage High. Sets maximum output voltage for all DACs.
6	V _{OUTB}	DAC B Voltage Output
7	V _{OUTA}	DAC A Voltage Output
8	AGND	Analog Ground
9	GND	Ground
10	SDI	Serial Data Input
11	CLK	Serial Data Clock
12	CS	Chip Select Input
13	LDAC	All DAC registers become transparent when LDAC is LOW. They are in the latched state when LDAC is HIGH.
14	LOADREG	The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH.
15	RESET	Asynchronous Reset Input. Sets DAC and input registers to either zero-scale $(000_{\rm H})$ or mid-scale $(800_{\rm H})$ when LOW. RESETSEL determines which code is active.
16	RESETSEL	When LOW, a LOW on $\overline{\text{RESET}}$ will cause the DAC and input registers to be set to code 000_H . When RESETSEL is HIGH, a LOW on $\overline{\text{RESET}}$ will set the registers to code 800_H .


PIN DESCRIPTIONS—E Package


PIN	LABEL	DESCRIPTION
1	V _{DD}	Positive Analog Supply Voltage, +3V nominal.
2	V _{OUTD}	DAC D Voltage Output
3	V _{OUTC}	DAC C Voltage Output
4	V_{REFL}	Reference Input Voltage Low. Sets minimum output voltage for all DACs.
5	NIC	Not Internally Connected.
6	NIC	Not Internally Connected.
7	V_{REFH}	Reference Input Voltage High. Sets maximum output voltage for all DACs.
8	V _{OUTB}	DAC B Voltage Output
9	V _{OUTA}	DAC A Voltage Output
10	AGND	Analog Ground
11	GND	Ground
12	SDI	Serial Data Input
13	CLK	Serial Data Clock
14	<u>cs</u>	Chip Select Input
15	NIC	Not Internally Connected.
16	NIC	Not Internally Connected.
17	LDAC	All DAC registers becomes transparent when \$\overline{LDAC}\$ is LOW. They are in the latched state when \$\overline{LDAC}\$ is HIGH.
18	LOADREG	The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH.
19	RESET	Asynchronous Reset Input. Sets all DAC registers to either zero-scale ($000_{\rm H}$) or mid-scale ($800_{\rm H}$) when LOW. RESETSEL determines which code is active.
20	RESETSEL	When LOW, a LOW on $\overline{\text{RESET}}$ will cause all DAC registers to be set to code 000_{H} . When RESETSEL is HIGH, a LOW on $\overline{\text{RESET}}$ will set the registers to code 800_{H} .





At $T_A = +25^{\circ}C$, $V_{DD} = +3V$, $V_{REFH} = +1.25V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.





















At $T_A = +25^{\circ}C$, $V_{DD} = +3V$, $V_{REFH} = +1.25V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.





















At $T_A = +25^{\circ}C$, $V_{DD} = +3V$, $V_{REFH} = +1.25V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.



















At T_A = +25°C, V_{DD} = +3V, V_{REFH} = +1.25V, and V_{REFL} = 0V, representative unit, unless otherwise specified.












OUTPUT VOLTAGE vs SETTLING TIME (+1.25V to 0V)



MID-SCALE GLITCH PERFORMANCE (CODE 7FF_H to 800_H)




MID-SCALE GLITCH PERFORMANCE (CODE 800_H to 7FF_H)




Time (1µs/div)



At T_A = +25°C, V_{DD} = +3V, V_{REFH} = +1.25V, and V_{REFL} = 0V, representative unit, unless otherwise specified.







THEORY OF OPERATION

The DAC7617 is a quad, serial input, 12-bit, voltage output DAC. The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network and output op amp, but all share the reference voltage inputs. The minimum voltage output ("zero-scale") and maximum voltage output ("full-scale") are set by external voltage references (V_{REFL} and V_{REFH}, respectively). The digital input is a 16-bit serial word that contains the 12-bit DAC code and a 2-bit address code that selects one of the four DACs (the two remaining bits are unused). The converter can be powered from a single +3V supply. Each device offers a reset function which immediately sets all DAC output voltages and internal registers to either zero-scale (code $000_{\rm H}$) or mid-scale (code $800_{\rm H}$). The reset code is selected by the state of the RESETSEL pin $(LOW = 000_H, HIGH = 800_H)$. See Figure 1 for the basic operation of the DAC7617.

ANALOG OUTPUTS

The output of the DAC7617 can swing to ground. Note that the settling time of the output op amp will be longer with voltages very near ground. Additionally, care must be taken when measuring the zero-scale error. If the output amplifier has a negative offset, the output voltage may not change for the first few digital input codes $(000_{\rm H},\ 001_{\rm H},\ 002_{\rm H},\ \text{etc.})$ since the output voltage cannot swing below ground.

The behavior of the output amplifier can be critical in some applications. Under short-circuit conditions (DAC output shorted to V_{DD}), the output amplifier can sink a great deal more current than it can source. See the Specifications Table for more details concerning short-circuit current.




FIGURE 1. Basic Single-Supply Operation of the DAC7617.



REFERENCE INPUTS

The minimum output of each DAC is equal to V_{REFL} plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to V_{REFH} – 1LSBplus a similar offset voltage.

The current into the reference inputs depends on the DAC output voltages and can vary from a few microamps to approximately 0.4 milliamp. Bypassing the reference voltage or voltages with a $0.1\mu F$ capacitor placed as close as possible to the DAC7617 package is strongly recommended.

DIGITAL INTERFACE

Figure 2 and Table I provide the basic timing for the DAC7617. The interface consists of a serial clock (CLK), serial data (SDI), a load register signal ($\overline{LOADREG}$), and a "load all DAC registers" signal (\overline{LDAC}). In addition, a chip select (\overline{CS}) input is available to enable serial communication when there are multiple serial devices. An asynchronous reset input (\overline{RESET}) is provided to simplify start-up conditions, periodic resets, or emergency resets to a known state.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{DS}	Data Valid to CLK Rising	25			ns
t _{DH}	Data Held Valid after CLK Rises	20			ns
t _{CH}	CLK HIGH	30			ns
t _{CL}	CLK LOW	50			ns
t _{css}	CS LOW to CLK Rising	55			ns
t _{CSH}	CLK HIGH to CS Rising	15			ns
t _{LD1}	LOADREG HIGH to CLK Rising	40			ns
t _{LD2}	CLK Rising to LOADREG LOW	15			ns
t _{LDRW}	LOADREG LOW Time	45			ns
t _{LDDW}	LDAC LOW Time	45			ns
t _{RSSH}	RESETSEL Valid to RESET LOW	25			ns
t _{RSTW}	RESET LOW Time	70			ns
t _S	Settling Time	10			μs

TABLE I. Timing Specifications ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$).

The DAC code and address are provided via a 16-bit serial interface, as shown in Figure 2. The first two bits select the input register that will be updated when $\overline{LOADREG}$ goes LOW (see Table II). The next two bits are not used. The last 12 bits are the DAC code which is provided, most significant bit first




FIGURE 2. DAC7617 Timing.



A1	A0	LOADREG	LDAC	RESET	SELECTED INPUT REGISTER	STATE OF SELECTED INPUT REGISTER	STATE OF ALL DAC REGISTERS
L(1)	L	L	H ⁽²⁾	Н	А	Transparent	Latched
L	н	L	Н	Н	В	Transparent	Latched
Н	L	L	Н	Н	С	Transparent	Latched
Н	н	L	Н	Н	D	Transparent	Latched
X(3)	X	Н	L	Н	NONE	(All Latched)	Transparent
X	X	Н	Н	Н	NONE	(All Latched)	Latched
Х	Х	Х	Х	L	ALL	Reset ⁽⁴⁾	Reset ⁽⁴⁾

NOTES: (1) L = Logic LOW. (2) H = Logic HIGH. (3) X = Don't Care. (4) Resets to either 000H or 800_H , per the RESETSEL state (LOW = 000_H , HIGH = 800_H). When RESET rises, all registers that are in their latched state retain the reset value.

TABLE II. Control Logic Truth Table.

CS ⁽¹⁾	CLK ⁽¹⁾	LOADREG	RESET	SERIAL SHIFT REGISTER
H ⁽²⁾	X ⁽³⁾	Н	Н	No Change
L ⁽⁴⁾	L	Н	Н	No Change
L	↑ (5)	Н	Н	Advanced One Bit
\uparrow	L	Н	Н	Advanced One Bit
H ⁽⁶⁾	Х	L ⁽⁷⁾	Н	No Change
H ⁽⁶⁾	Х	Н	L ⁽⁸⁾	No Change

NOTES: (1) \overline{CS} and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while $\overline{LOADREG}$ is LOW, the selected input register will change as the shift register bits "flow" through A1 and A0. This will corrupt the data in each input register that has been erroneously selected. (8) \overline{RESET} LOW causes no change in the contents of the serial shift register.

TABLE III. Serial Shift Register Truth Table.

Note that $\overline{\text{CS}}$ and CLK are combined with an OR gate and the output controls the serial-to-parallel shift register internal to the DAC7617 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when $\overline{\text{CS}}$ rises at the end of a serial transfer. If CLK is LOW when $\overline{\text{CS}}$ rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register.

If both \overline{CS} and CLK are used, then \overline{CS} should rise only when CLK is HIGH. If not, then either \overline{CS} or CLK can be used to operate the shift register. See Table III for more information.

The digital data into the DAC7617 is double-buffered. This allows new data to be entered for each DAC without disturbing the analog outputs. When the new settings have been entered into the device, all of the DAC outputs can be updated simultaneously. The transfer from the input registers to the DAC registers is accomplished with a HIGH to LOW transition on the LDAC input. It is possible to keep this pin LOW and update each DAC via LOADREG because the DAC registers become transparent when LDAC is LOW. However, as each new data word is entered into the device, the corresponding output will update immediately when LOADREG is taken LOW.

Digital Input Coding

The DAC7617 input data is in Straight Binary format. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) \bullet N}{4096}$$

where N is the digital input code (in decimal). This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.



LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. As the DAC7617 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to keep digital noise from appearing at the converter output.

Due to the DAC7617's single ground pin, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system (see Figure 3).

The power applied to V_{DD} should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection, V_{DD} should be connected to a +3V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1 μ F to 10 μ F and 0.1 μ F capacitors shown in Figure 3 are strongly recommended. In some situations, additional bypassing may be required, such as a 100 μ F electrolytic capacitor or even a π filter made up of inductors and capacitors—all designed to essentially low-pass filter the +3V supply, removing the high-frequency noise (see Figure 3).




FIGURE 3. Suggested Power and Ground Connections for a DAC7617 Sharing a +3V Supply with a Digital System.



PACKAGE OPTION ADDENDUM

27-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7617EB	ACTIVE	SSOP	DB	20	70	TBD	Call TI	Call TI	-40 to 85	DAC7617E B	Samples
DAC7617UB	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7617U B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





27-Feb-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated