

TPS65310A-Q1 High-Voltage Power-Management IC For Automotive Safety Applications

1 Features

- Qualified for automotive applications
- AEC-Q100 test guidance with the following results:
	- Device temperature grade 1: –40°C to 125°C ambient operating temperature
		- Device HBM ESD classification level H1B
		- Device CDM ESD classification level C3B
- Input Voltage Range: 4 V to 40 V, transients up to 60 V; 80 V when using external P-channel Metal Oxide Semiconductor (PMOS)
- Single output synchronous buck controller
	- Peak gate drive current 0.6 A
	- 490-kHz fixed switching frequency
	- Pseudo-random frequency-hopping spread spectrum or triangular mode
- Dual synchronous buck converter
	- Designed for output currents up to 2 A
	- Out-of-phase switching
	- Switching frequency: 0.98 MHz
- Adjustable 350-mA linear regulator
- Adjustable asynchronous boost converter
	- 1-A integrated switch
- Switching frequency: 0.98 MHz
- Soft-start feature for all regulator outputs
- Independent voltage monitoring
- Undervoltage (UV) detection and overvoltage (OV) protection
- Short-circuit, overcurrent, and thermal protection on buck controller, gate drive, buck converters, boost converter, and linear regulator outputs VBAT
- Serial Peripheral Interface (SPI) for control and diagnostic
- Integrated Window Watchdog (WD)
- Reference voltage output
- High-Side (HS) driver for use with external Field Effect Transistor (FET), Light-Emitting Diode (LED) driver
- Input for external temperature sensor, Integrated Circuit (IC) shutdown at $T_A < -40^{\circ}$ C
- Thermally enhanced package
	- 56-Pin QFN (RVJ)

2 Applications

- Multiple rail DC power distribution systems
	- Safety-critical automotive applications
	- Advanced driver assistance systems

3 Description

The TPS65310A-Q1™ device is a power-management unit, meeting the requirements of digital signal processor (DSP)-controlled automotive systems (for example, Advanced Driver Assistance Systems). With the integration of commonly used features, the TPS65310A-Q1 device significantly reduces board space and system costs.

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Figure 3-1. Simplified Schematic

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

- Changed VDropout max value from 140 to 143.....................................................................................................[8](#page-7-0)
- Changed V_{REF_OK} threshold typ and max values from 3 to 3.07 and 3.09 to 3.12, respectively. [8](#page-7-0)

5 Description (Continued)

The device includes one high-voltage buck controller for preregulation combined with two buck and one boost converters for postregulation. A further integrated low-dropout regulator (LDO) rounds up the power supply concept and offers a flexible system design with five independent voltage rails. The device offers a low power state (LPM0 with all rails off) to reduce current consumption in case the system is constantly connected to the battery line. All outputs are protected against overload and overtemperature.

An external PMOS protection feature makes the device capable of sustaining voltage transients up to 80 V. This external PMOS can also be used in safety-critical applications to protect the system in case one of the rails shows a malfunction (undervoltage, overvoltage, or overcurrent).

Internal soft start ensures controlled start-up for all supplies. Each power supply output has adjustable output voltage based on the external resistor network settings.

6 Pin Configuration and Functions

Product Folder Links: *[TPS65310A-Q1](https://www.ti.com/product/tps65310a-q1?qgpn=tps65310a-q1)*

Table 6-1. Pin Functions

Table 6-1. Pin Functions (continued)

(1) Description of pin type: $I = Input$; $O = Output$; $OD = Open-drain output$

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{[\(1\)](#page-7-0)}

7.1 Absolute Maximum Ratings (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Internally clamped to 60-V, 20-kΩ external resistor required, current into pin limited to 1 mA.
- (3) $I_{\text{max}} = 100 \text{ mA}$
(4) Maximum 3.5
- Maximum 3.5 A

7.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*, [SPRA953.](http://www.ti.com/lit/pdf/SPRA953)

7.5 Electrical Characteristics

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, T_J = –40°C to +150°C, unless otherwise noted

(1) The quiescent current specification does not include the current flow through the external feedback resistor divider. Quiescent current is non-switching current, measured with no load on the output with VBAT = 13 V.

(2) Total current consumption measured on the EVM includes switching losses.

(3) RAMP and ACTIVE only.

7.6 SPI Timing Requirements

Figure 7-1. SPI Timing

7.7 Typical Characteristics

All parameters are measured on the TI EVM, unless otherwise specified. For efficiency measurement setup, please see to [SLVA610.](http://www.ti.com/lit/pdf/SLVA610)

Buck 1 Characteristics

Buck 2 and 3 Characteristics

Boost Characteristics

LDO Noise Characteristics

 $(2 \times 3.3$ -µF output capacitance, LDO output = 2.5 V, VSUP4 = 3.8 V)

Figure 7-14. LDO Noise Density

8 Detailed Description

8.1 Overview

The device includes one high-voltage buck controller for pre-regulation combined with a two-buck and one-boost converter for post regulation. A further integrated low-dropout (LDO) regulator rounds up the power-supply concept and offers a flexible system design with five independent-voltage rails. The device offers a low power state (LPM0 with all rails off) to reduce current consumption in case the system is constantly connected to the battery line. All outputs are protected against overload and over temperature. An external PMOS protection feature makes the device capable of sustaining voltage transients up to 80 V. This external PMOS is also used in safety-critical applications to protect the system in case one of the rails shows a malfunction (undervoltage, overvoltage, or overcurrent).

Internal soft-start ensures controlled startup for all supplies. Each power-supply output has an adjustable output voltage based on the external resistor-network settings.

8.2 Functional Block Diagram

Figure 8-1. Detailed Block Diagram

8.3 Feature Description

8.3.1 Buck Controller (Buck1)

8.3.1.1 Operating Modes

8.3.1.2 Normal Mode PWM Operation

The main buck controller operates using constant frequency peak current mode control. The output voltage is programmable with external resistors.

The switching frequency is set to a fixed value of f_{SWBUCH} . Peak current-mode control regulates the peak current through the inductor such that the output voltage V_{BUCK1} is maintained to its set value. Current mode control allows superior line-transient response. The error between the feedback voltage VSENSE1 and the internal reference produces an error signal at the output of the error amplifier (COMP1) which serves as target for the peak inductor current. At S1–S2, the current through the inductor is sensed as a differential voltage and compared with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at VSENSE1, which causes COMP1 to rise or fall respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. In this way the output voltage V_{BUCK1} is maintained in regulation.

Voltage Loop (Outer Loop)

Figure 8-2. Detailed Block Diagram Of Buck 1 Controller

The high-side N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value as set by the voltage loop. Once the high external FET is turned OFF, and after a small delay (shoot-through delay), the lower N-channel MOSFET is turned on until the start of the next clock cycle. In dropout operation the high-side MOSFET stays on 100%. In every fourth period the duty cycle is limited to 95% in order to charge the bootstrap capacitor at BOOT1. This allows a maximum duty cycle of 98.75%.

The maximum value of COMP1 is clamped so that the maximum current through the inductor is limited to a specified value. The BUCK1 controller output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition, BUCK1 is thermally protected with a dedicated temperature sensor.

8.3.2 Synchronous Buck Converters Buck2 And Buck3

Both regulators are synchronous converters operating with a fixed switching frequency $f_{SW} = 0.98$ MHz. For each buck converter, the output voltage is programmable with external resistors. The synchronous operation mode improves the overall efficiency. BUCK3 switches in phase with BUCK1, and BUCK2 switches at a 216° shift to BUCK3 to minimize input current ripple.

Each buck converter can provide a maximum current of 2 A and is protected against short circuits to ground. In case of a short circuit to ground, the integrated cycle-by-cycle current limit turns off the high-side FET when its current reaches I_{HS-Limit} and the low-side FET is turned on until the end of the given cycle. When the current limit is reached in the beginning of the cycle for five consecutive cycles, the pulse-width modulation (PWM) is forced low for eight cycles to prevent uncontrolled current build-up. In case the low-side current limit of $I_{LS-Limit}$ is reached, for example, due an output short to VSUP2/3, the low-side FET is turned off until the end of the cycle. If this is detected shortly after the high-low PWM transition (immediately after the low-side overcurrent comparator blanking time), both FETs are turned off for eight cycles.

The output voltages of BUCK2/3 regulators are monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition BUCK2 and BUCK3 are thermally protected with a dedicated temperature sensor.

8.3.3 BOOST Converter

The BOOST converter is an asynchronous converter operating with a fixed switching frequency f_{SW} = 0.98 MHz. It switches in phase with BUCK1. At low load, the boost regulator switches to pulse skipping.

The output voltage is programmable with external resistors.

The internal low-side switch can handle maximum 1-A current, and is protected with a current limit. In case of an overcurrent, the integrated cycle-by-cycle current-limit turns off the low-side FET when the current reaches I_{CLBOOST} until the end of the given cycle. When the current-limit is reached in the beginning of the cycle for five consecutive cycles, the PWM is forced low for eight cycles to prevent uncontrolled current build-up.

The BOOST converter output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the V_{MONTH_L} > V_{SENSE5} or V_{SENSE5} $>$ V_{MONTH H}, the output is switched off and the BOOST_FAIL bit in the SPI PWR_STAT register is set. The BOOST can be reactivated by setting BOOST_EN bit in the PWR_CONFIG register.

In addition, the BOOST converter is thermally protected with a dedicated temperature sensor. If T $_{\rm J}$ > T $_{\rm OTTH}$, the BOOST converter is switched off and bit OT_BOOST in PWR_STAT register is set. Reactivation of the booster is only possible if the OT_BOOST bit is 0, and the booster enable bit in the PWR_CONFIG register is set to 1.

8.3.4 Frequency-Hopping Spread Spectrum

The TPS65310A-Q1 features a frequency-hopping pseudo-random spectrum or triangular spreading architecture. The pseudo-random implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck and BOOST switching frequencies. The triangular function uses an up-down counter. Whenever spread spectrum is enabled (SPI command), the internal oscillator frequency is varied from one BUCK1 cycle to the next within a band of 0.8 x $f_{\rm OSC}$... $f_{\rm OSC}$ from a total of 16 different frequencies. This means that BUCK3 and BOOST also step through 16

frequencies. The internal oscillator can also change its frequency during the period of BUCK2, yielding a total of 31 frequencies for BUCK2.

8.3.5 Linear Regulator LDO

The LDO is a low drop out regulator with an adjustable output voltage through an external resistive divider network. The output has an internal current-limit protection in case of an output overload or short circuit to ground. In addition, the output is protected against overtemperature. If T $_{\rm J}$ > T $_{\rm OTTH}$, the LDO is switched off and bit OT_LDO in PWR_STAT register is set. Reactivation of the LDO is only possible through the SPI by setting the LDO enable bit in the PWR_CONFIG register to 1 if the OT_LDO bit is 0.

The LDO output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the V_{MONTH_L} > V_{SENSE4} or V_{SENSE4} > V_{MONTH} H, the output is switched off and the LDO_FAIL bit in the SPI PWR_STAT register is set. The LDO can be reactivated through the SPI by setting the LDO_EN bit in the PWR_CONFIG register. In case of overvoltage in VTCHECK and RAMP mode, the GPFET is turned off and the device changes to ERROR mode.

8.3.6 Gate Driver Supply

The gate drivers of the BUCK1 controller, BUCK2 and BUCK3 converters and the BOOST converter are supplied from an internal linear regulator. The internal linear regulator output (5.8-V typical) is available at the VREG pin and must be decoupled using a typical 2.2-μF ceramic capacitor. This pin has an internal current-limit protection and must not be used to power any other circuits.

The VREG linear regulator is powered from VINPROT by default when the EXTSUP voltage is lower than 4.6 V (typical).

If the VINPROT is expected to go to high levels, there can be excessive power dissipation in this regulator when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than VINPROT but high enough to provide the gate drive. When EXTSUP is connected to a voltage greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input to provide this advantage. This automatic switch-over to EXTSUP can only happen once the TPS65310A-Q1 device reaches ACTIVE mode. Efficiency improvements are possible when one of the switching regulator rails from the TPS65310A-Q1 device, or any other voltage available in the system is used to power EXTSUP. The maximum voltage that must be applied to EXTSUP is 12 V.

8.4 Device Functional Modes

8.4.1 RESET

RESN and PRESN are open drain outputs which are active if one or more of the conditions listed in [Table 8-1](#page-23-0) are valid. RESN active (low) is extended for t_{RESNHOLD} after a reset is triggered. RESN is the main processor reset and also asserts PRESN as a peripheral signal.

PRESN is latched and is released when window trigger mode of the watchdog is enabled (first rising edge at WD pin).

RESN and PRESN must keep the main processor and peripheral devices in a defined state during power up and power down in case of improper supply voltages or a critical failure condition. Therefore, for low supply voltages the topology of the reset outputs specify that RESN and PRESN are always held at a low level when RESN and PRESN are asserted, even if V_{IN} falls below V_{POR} or the device is in SHUTDOWN mode.

Table 8-1. RESET Conditions

Any reset event (without POR, thermal shutdown, or loss of LPM clock) increments the error counter (EC) by one. After a reset is consecutively triggered N_{RES} times, the device transfers to the LPM0 state, and the EC is reset to 0. The counter is decremented by one if an SPI LPM0 CMD is received. Alternatively, the device can be put in LOCK state once an SPI LOCK CMD is received. Once the device is locked, it cannot be activated again by a wake condition. The reset counter and lock function avoid cyclic start-up and shut-down of the device in case of a persistent fault condition. The reset counter content is cleared with a POR condition, a thermal shutdown or a loss of LPM clock. Once the device is locked, a voltage below V_{POR} at the VIN pin or a thermal shutdown condition are the only ways to unlock the device.

8.4.2 Soft Start

The output voltage slopes of BUCK, BOOST and LDO regulators are limited during ramp-up (defined by t_{STARTx}). During this period the target output voltage slowly settles to its final value, starting from 0 V. In consequence, regulators that offer low-side transistors (BUCK1, BUCK2 and BUCK3) actively discharge their output rails to the momentary ramp-value if previously charged to a higher value.

8.4.3 INIT

Coming from a power-on reset the device enters INIT mode. The configuration data from the EEPROM is loaded in this mode. If the checksum is valid and the internal VREG monitor is indicating an undervoltage condition (self-test VREG comparator), the device enters TESTSTART.

8.4.4 TESTSTART

TESTSTART mode is entered:

- After the INIT state (coming from power on)
- After detecting that $VT > VT_{TH-H}$
- After ERROR mode and the fail condition is gone
- After a wake command in LPM0

In this mode the OV/UV comparators of BUCK1-3, BOOST, LDO and VIO are tested. The test is implemented in such a way that during this mode all comparators have to deliver a 1 (fail condition). If this is the case the device enters TESTSTOP mode.

If this is not the case, the device stays in TESTSTART. If the WAKE pin is low, the device enters LPM0 after t_{timeout}. If the WAKE pin is high, the part stays in TESTSTART.

8.4.5 TESTSTOP

In this mode the OV/UV comparators are switched to normal operation. It is expected that only the UV comparators give a fail signal. In case there is an OV condition on any rail or one of the rails has an overtemperature the device stays in TESTSTOP. If the WAKE pin is low the device enters LPM0 mode after t_{timeout}. If the WAKE pin is high, the part stays in TESTSTOP. If there is no overvoltage and overtemperature detected, the part enters VTCHECK mode.

8.4.6 VTCHECK

VTCHECK mode is used to:

- 1. Switch on the external GPFET in case VIN \leq V_{OVTH}
- 2. Turn on the VREG regulator and VT_REF
- 3. Check if the voltage on pin $VT < VT_{TH-L}$
- 4. Check if the SMPS clock is running correctly
- 5. Check if the VREG,VT_REF exceeds the minimum voltage

If all checks are valid the part enters the RAMP state. In case the device is indicating a malfunction and the WAKE pin is low, the device enters LPM0 after $t_{timeout}$ to reduce current consumption.

In case the voltage monitors detect an overvoltage condition on BUCK1-3/LDO, a loss of GND or an overtemperature condition on BUCK1-3 / VREG the device enters ERROR mode and the error counter is increased.

8.4.7 RAMP

In this mode the device runs through the power-up sequencing of the SMPS rails (see [Power-Up Sequencing\)](#page-25-0).

8.4.8 Power-Up Sequencing

After the power-up sequence (described in [Figure 8-4\)](#page-25-0), all blocks are fully functional. BUCK1 starts first. After t_{SFO2} elapses and BUCK1 is above the undervoltage threshold, BUCK2 and BOOST start. BUCK3 and VREF start one t_{SEQ1} after BUCK2. After the release of RESN pin, the µC can enable the LDO per SPI by setting bit 4 LDO_EN in PWR_CONFIG register to 1 (per default, this LDO_EN is set to 0 after each reset to the μ C).

In case any of the conditions listed below happen during power-up sequencing, the device enters ERROR mode and the error counter (EC) is increased:

- Overtemperature on BUCK1-3 or VREG
- Overvoltage on BUCK1-3 or LDO
- Overcurrent on BUCK1
- SMPS clock fail
- VT_REF/VREG undervoltage
- Loss of GND

In case $VT > VT_{TH-H}$, the device transitions to TESTSTART.

With the device in LPM0 mode, the start point of VREG/VT_REF is with the rising edge of WAKE. When input voltage is first applied, the rising edge of the VIN pin initiates the start-up sequence even if WAKE is low, and enters LPM0 mode if WAKE remains low through NRES timeout events.

Figure 8-4. Power-Up Sequencing

After the power-up sequence is completed (except LDO) without detecting an error condition, the device enters ACTIVE mode.

8.4.9 Power-Down Sequencing

There is no dedicated power-down sequencing. All rails are switched off at the same time. The external FETs of BUCK1 are switched off and the outputs of BUCK2/3/BOOST (PHx) and the LDO are switched in a high-impedance state.

8.4.10 Active

This is the normal operating mode of the device. Transitions to other modes:

→ ERROR

The device is forced to go to ERROR in case of:

- Any RESET event (without watchdog reset)
- VREG/VREF/VT_REF below undervoltage threshold
- SMPS clock fail

During the transition to ERROR mode the EC is incremented.

→ LOCKED

In case a dedicated SPI command (SPI_LOCK_CMD) is issued.

→ TESTSTART

The device moves to TESTSTART after detecting that $VT < VT_{TH-L}$.

\rightarrow LPM0

The device can be forced to enter LPM0 with a SPI LPM0 command. During this transition the EC is decremented.

If the EC reaches the N_{RES} value, the device transitions to LPM0 mode and EC is cleared. Depending on the state of the WAKE pin, the device remains in LMP0 (WAKE pin low) or restart to TESTSTART (WAKE pin high). To indicate the device entered LPM0 after EC reached N_{RES} value, a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

A watchdog reset in ACTIVE mode only increases the EC, but it does not change the device mode.

8.4.11 ERROR

In this mode all power stages and the GPFET are switched off. The devices leave ERROR mode and enter TESTSTART if:

- All rails indicate an undervoltage condition
- No GND loss is detected
- No overtemperature condition is detected

When the EC reaches the N_{RES} value, the device transitions to LPM0 and the EC is cleared. To indicate the device entered LPM0 after EC reached N_{RES}, a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

8.4.12 LOCKED

Entering this mode disables the device. The only way to leave this mode is through a power-on reset, thermal shutdown, or the loss of an LPM clock.

8.4.13 LPM0

Low-power mode 0 is used to reduce the quiescent current of the system when no functionality is needed. In this mode the GPFET and all power rails except for DVDD are switched off.

In case a voltage > V_{WAKE} on longer than t_{WAKE} is detected on the WAKE pin, the part switches to TESTSTART mode.

8.4.14 Shutdown

The device enters and stays in this mode, as long as Tյ > T $_{\rm SDTH}$ - T $_{\rm SDHY}$ or V $_{\sf IN}$ < V $_{\sf POR}$ or DVDD under or overvoltage, or loss of low power clock is detected. Leaving this mode and entering INIT mode generates an internal POR.

8.4.14.1 Power-On Reset Flag

The POR flag in the SYS_STAT SPI register is set:

- When V_{IN} is below the V_{POR} threshold
- System is in thermal shutdown
- Over or undervoltage on DVDD
- Loss of low power clock

8.4.15 Wake Pin

Only when the device is in LPM0 mode, it can be activated by a positive voltage on the WAKE pin with a minimum pulse width t_{WAKE}. A valid wake condition is latched. Normal deactivation of the device can only occur through the SPI Interface by sending an SPI command to enter LMP0. Once in LMP0, the device stays in LPM0 when the WAKE pin is low, or restarts to TESTSTART when the WAKE pin is high.

The WAKE pin has an internal pulldown resistance $R_{PD-WAKE}$, and the voltage on the pin is not allowed to exceed 60 V. A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WAKE pin and the external wake-up signal.

The device cannot be re-enabled by toggling the WAKE pin when the device is in LOCKED state (by SPI command).

PowerOn

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021

LPM0 ERROR ACTIVE LOCKED TESTSTART $VIN > V_{POR}$
(EC==0) Wake (WAKE pin high) Timeout** **&** WAKE pin low $VT_ref_ok = '1'$ **&** VT<VT_{TH-L}
& vreg_ok = '1' **&** SMPS clock O.K. SPI LOCK CMD All RESET events*** (w/o WD) $OR \nvert \nvert$ vreg_ok = $'0'$ **OR** vref $ok = 0$ $OR VT_REF_ok = 0'$ **OR** no SMPS clock $(EC++)$ WD Reset (EC_{++}) **INIT RAMP** READY**** OV (BUCK1, LDO) **OR** OV (BUCK2,3 if enabled) **OR** Tj > T_{OTTH}
(BUCK1-3,VREG) $OR \, \text{vreg_ok} = '0'$
OR VT_ref_ok = '0' **OR** no SMPS clock **OR** BUCK1 OC **OR** GND LOSS $(EC++)$ CRC=O.K. **&** EE ready **& LE ready**
 & Vreg_ok = 0 $\left| \begin{array}{ccc} \text{Independent 'value} \\ \text{moiniors} \end{array} \right|$ Timeout^{**}
 & WAKE **&** WAKE pin low **TESTSTOP** Timeout** **&** WAKE pin low UV and OV Independet voltage monitors & VIO **VTCHECK** Timeout** **&** WAKE pin low no OV (BUCK1, LDO) Independent voltage monitors (IVM) 8 Tj < T_{OTTH} T_j>T_{SDTH} OR VIN < V_{POR} **OR** DVDD UV/OV **OR** loss of low power clock * GPFET is turned on in VTCHECK, RAMP, ACTIVE and if VIN<VIN_{OV} ** TIMEOUT counter will be reset with every state transition $VT > VT_{TH-H}$ (if enabled) OV (BUCK1, LDO) **OR** Tj > T_{OTTH}
(BUCK1-3,VREG) **OR** GND LOSS (EC++) V T>VT $_{THH}$ (if enabled) **Reset** Voltage Monitors < VMONTHL 8 Tj < T_{OTTH} $EC=N_{RES}$ (EC \leftarrow 0, EC_OF \leftarrow 1) EC=N_{RES} $(EC \leftarrow 0, EC$ $OF \leftarrow 1)$ **OR** SPI LPM0 CMD (EC--)

> *** RESET EVENTS : WD, GROUND LOSS, VOLTAGE MONITOR BUCK1, MONITOR BUCK2-3(if enabled), Over Voltage LDO (if enabled), VOLTAGE MONITOR VIO, OVERTEMPERATURE BUCK1-3 OR VREG, BUCK1 OVERCURRENT

**** READY = VREF_OK & not BUCK1_UV & Power Up Sequence completed

SHUTDOWN Generation of POR

8.4.16 IRQ Pin

The IRQ pin has two different functions. In OPERATING mode, the pin is forced low when the voltage on the battery line is below the V_{SSENSETHx} threshold. The IRQ pin is low as long as PRESN is low. If PRESN goes high and the battery line is already below the $V_{\text{SSENSETHX}}$ threshold, the IRQ pin is forced high for t_{VSSENSE} BLK.

8.4.17 VBAT Undervoltage Warning

- Low battery condition on VSSENSE asserts IRQ output (interrupt for µC, open drain output)
- Sense input can be directly connected to VBAT through the resistor
- Detection threshold for undervoltage warning can be selected through the SPI.
- An integrated filter time avoids false reaction due to spikes on the VBAT line.

8.4.18 VIN Over Or Undervoltage Protection

- Undervoltage is monitored on the V_{IN} line, for POR generation.
- Two V_{IN} overvoltage shutdown thresholds (V_{OVTH}) can be selected through the SPI. After POR, the lower threshold is enabled.
- During LPM0, only the POR condition is monitored.
- An integrated filter time avoids false reaction due to spikes on the V_{1N} line.
- In case of overvoltage, the external PMOS is switched off to protect the device. The BUCK1 controller is not switched off and it continues to run until the undervoltage on VREG or BUCK1 output is detected.

Figure 8-6. Overvoltage Or Undervoltage Detection Circuitry

8.4.19 External Protection

The external PMOS switch is disabled if:

- The device detects V_{IN} overvoltage
- The device is in ERROR, LOCKED, POR, INIT, TESTSTART, TESTSTOP or LPM0 mode

Note

Depending on the application, the external PMOS can be omitted as long as VBAT < 40 V

Figure 8-7. PMOS Control Circuitry

8.4.20 Overtemperature Detection And Shutdown

There are two levels of thermal protection for the device.

Overtemperature is monitored locally on each regulator.

OT for BUCK1-3: If a thermal monitor on the buck rails reaches a threshold higher than T_{OTTH} , the device enters ERROR mode. Leaving ERROR mode is only possible if the temperature is below $T_{\text{OTTH}} - T_{\text{OTHY}}$.

OT for BOOST/LDO: If the temperature monitor of the BOOST or the LDO reaches the T_{OTTH} threshold, the corresponding regulator is switched off.

Overtemperature Shutdown: is monitored on a central die position. In case the T_{SDTH} is reached, the device enters shutdown mode. It leaves shutdown when the TSD sensor is below $T_{SDTH} - T_{SDHY}$. This event internally generates a POR.

8.4.21 Independent Voltage Monitoring

The device contains independent voltage-monitoring circuits for BUCK1–3, LDO, VIO and BOOST. The reference voltage for the voltage monitoring unit is derived from an independent bandgap. BUCKs 1–3 use separate input pins for monitoring. The monitoring circuit is implemented as a window comparator with an upper and lower threshold.

If there is a violation of the upper (only LDO [RAMP, VTCHECK], or BUCK1–3) or lower threshold (only BUCK1– 3, or VIO), the device enters ERROR mode, RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

In TESTSTART mode, a self-test of the independent voltage monitors is performed.

In case any of the supply rails for BUCK2/3, LDO or BOOST are not used in the application, the respective VMON2/3 or VSENSE4/5 pin of the unused supply must be connected to VMON1. Alternatively, the VSENSE4 pin can also be connected directly to ground in case the LDO is not used.

8.4.22 GND Loss Detection

All power grounds PGNDx are monitored. If the voltage difference to GND exceeds V_{GLTH-low} or V_{GLTH-high}, the device enters ERROR mode. RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

8.4.23 Reference Voltage

The device includes a precise voltage reference output to supply a system ADC. If this reference voltage is used in the application, a decoupling capacitor between 0.6 and 5 µF must be used. If this reference voltage is not used in the application, this decoupling capacitor can be left out. The VREF output is enabled in RAMP state. The output is protected against a short to GND.

8.4.24 Shutdown Comparator

An auxiliary, short circuit protected output supplied from DVDD is provided at the VT_REF pin. It is used as a reference for an external resistive divider to the VT pin. In case a voltage > VTTH is detected on the VT pin, the main switch (external PMOS driven by GPFET) is switched off. This functionality can be used to monitor over and under temperature (using a NTC resistor) to avoid operation below or above device specifications.

If the voltage at VT_REF falls below V_{VT_REF SH} while the shutdown comparator is enabled, an ERROR transition occurs. The shutdown comparator is enabled in VTCHECK state, and can be turned off by SPI. Disabling the comparator saves power by also disabling the VT_REF output.

8.4.25 LED And High-Side Switch Control

This module controls an external PMOS in current-limited high-side switch.

The current levels can be adjusted with an external sense resistor. Enable and disable is done with the HS_EN bit. The switch is controlled by the HSPWM input pin. Driving HSPWM high turns on the external FET.

The device offers an open load diagnostic indicated by the HS OL flag in the SPI register PWR STAT. Open load is also indicated in case the voltage on VINPROT–VSSENSE does not drop below the threshold when PWM is low (self-test).

A counter monitors the overcurrent condition to detect the risk of overheating. While HSPWM = high and HS_EN = high the counter is incremented during overcurrent conditions, and decremented if the current is below the overcurrent threshold at a sampling interval of $t_{S HS}$ (shown in [Figure 8-9\)](#page-32-0). When reaching a net current limit time of $t_{HSS CL}$, the driver is turned off and the HS_EN bit is cleared. This feature can be disabled by SPI bit HS_CLDIS. When HS_EN is cleared, the counter is reset.

Figure 8-8. High-Side Control Circuit

Note

In case the LED or High-Side Switch Control is not used in the application, HSSENSE must be connected to VINPROT

8.4.26 Window Watchdog

WD in Operating Mode:

The WD is used to detect a malfunction of the MCU and DSP. Description:

- Timeout trigger mode with long timing starts on the rising edge at RESN
- Window trigger mode with fixed timing after the first and each subsequent rising edge at the WD pin
- Watchdog is triggered by rising edge at the WD pin

A watchdog reset happens by:

- A trigger pulse outside the WD trigger open window
- No trigger pulse during window time

After the RESN pin is released (rising edge) the DSP and MCU must trigger the WD by a rising edge on the WD pin within a fixed time t_{timeout}. With this first trigger, the window watchdog functionality is released.

8.4.27 Timeout In Start-Up Modes

A timer is used to limit the time during which the device can stay in each of the start-up modes: TESTSTART, TESTSTOP, VTCHECK and RAMP. If the device enters one of these start-up modes and V_{IN} or VT is not in a proper range, the part enters LPM0 after $t_{timeout}$ is elapsed and the WAKE pin is low.

8.5 Programming

8.5.1 SPI

The SPI provides a communication channel between the TPS65310A-Q1 device and a controller. The TPS65310A-Q1 device is always the peripheral. The processor/MCU is always the controller . The SPI controller selects the TPS65310A-Q1 device by setting CSN (chip select) to low. SDI (peripheral in) is the data input, SDO (peripheral out) is the data output, and SCK (serial clock input) is the SPI clock provided by the controller. If chip select is not active (high), the data output SDO is high impedance. Each communication consist of 16 bits.

1 bit parity (odd) (parity is built over all bits including: R/W, CMD_ID[5:0], DATA[7:0])

1 bit R/W; read = 0 and write = 1

6 bits CMD identifier

8 bits data

Figure 8-11. SPI Bit-Frame

Each command is valid if:

- A valid CMD ID is sent
- The parity bit (odd) is correct
- Exactly 16 SPI clocks are counted between falling and rising edge of CSN

The response to each controller command is given in the following SPI cycle. The response address is the CMD_ID of the previous sent message and the corresponding data byte. The response data is latched with the previous cycle such that a response to a write command is the status of the register before the write access. (Same response as a read access.) The response to an invalid command is the original command with the correct parity bit. The response to an invalid number of SPI clock cycles is a SPI_SCK_FAIL communication (CMD_ID = 0x03). Write access to a read-only register is not reported as an SPI error and is treated as a read access. The initial answer after the first SPI command sent is: CMD_ID[5:0] = 0x3F and Data[7:0] 0x5A.

8.5.1.1 FSI Bit

The peripheral transmits an FSI bit between the falling edge of CSN and the rising edge of SCK. If the SDO line is high during this time, a failure occurred in the system and the MCU must use the PWR_STAT to get the root cause. A low level of SDO indicates normal operation of the device.

The FSI bit is set when: PWR_STAT ! = 0x00, or (SYS_STAT and 0x98) ! = 0x00, or SPI_STAT ! = 0x00. The FSI is cleared when all status flags are cleared.

8.6 Register Maps

8.6.1 Register Description

Table 8-2. Register Description

Table 8-2. Register Description (continued)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2 NOP0X00

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.1 SPI_SCK_FAIL 0x03

Figure 8-13. SPI_SCK_FAIL 0x03

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Comment: This flag is cleared after its content is transmitted to the controller.

8.6.2.2 LPMO_CMD 0x11

Figure 8-14. LPMO_CMD 0x11

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.3 LOCK_CMD 0x12

Figure 8-15. LPMO_CMD 0x12

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.4 PWR_STAT 0x21

Figure 8-16. PWR_STAT 0x21

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

VREG_FAIL flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.

Bit Name Bit No. Bit No. **Description**

OT flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.

Bit Name Bit No. Bit No. 1 and 1 a OT BOOST 3 BOOST overtemperature flag $0:$ 1: BOOST shutdown due to overtemperature

OT flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.

8.6.2.5 SYS_STAT 0x22

Figure 8-17. SYS_STAT 0x22

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021 **www.ti.com**

Comment: This flag is cleared after its content is transmitted to the controller.

Comment: This flag is cleared after its content is transmitted to the controller and the device left the test mode.

Bit Name Bit No. Bit No. 1 **Bit No.** 2 **Description** EC [2:0] 0-2 Actual error flag counter $0:$ $1:$ *Error Counter is only deleted with a POR

8.6.2.6 SPI_STAT 0x23

Figure 8-18. SPI_STAT 0x23

Bit Name Bit No. Description

Comment: This flag is cleared after its content is transmitted to the controller and is not set if the number of SCK cycles is incorrect.

8.6.2.7 COMP_STAT 0x24

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.8 DEV_REV 0x2F

Figure 8-20. DEV_REV 0x2F

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.9 PWR_CONFIG 0x31

Figure 8-21. PWR_CONFIG 0x31

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021 **www.ti.com**

After reset, the lower VIN protection threshold is enabled

8.6.2.10 DEV_CONFIG 0x32

Figure 8-22. DEV_CONFIG 0x32

Bit Name Bit No. Description

The VT monitor cannot be turned on after it was turned off. Turn on only happens during power up in the VTCHECK state.

8.6.2.11 CLOCK_CONFIG 0x33

Figure 8-23. CLOCK_CONFIG 0x33

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS65310A-Q1 device is a multi-rail power supply including one buck controller, two buck converters, one boost converter and one linear regulator (LDO). The buck controller is typically used to convert a higher car battery voltage to a lower DC voltage which is then used as pre-regulated input supply for the buck converters, boost converter, and the linear regulator. Use the following design procedure and application example to select component values for the TPS65310A-Q1 device.

9.2 Typical Applications

9.2.1 Buck Controller 1

Figure 9-1. Buck Controller Schematic

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

Table 9-1. Design Parameters (continued)

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Adjusting the Output Voltage for the BUCK1 Controller

A resistor divider from the output node to the VSENSE1 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with 16 kΩ for the R1 resistor and use Equation 1 to calculate R2 (see [Figure 9-1](#page-41-0)).

$$
R2 = \frac{R1 \times (V_{\text{BUCK1}} - 0.8 \text{ V})}{0.8 \text{ V}}
$$
 (1)

Therefore, for the value of V_{BUGK1} to equal to 3.8V, the value of R2 must be 60.4 kOhms.

For voltage monitoring of the BUCK1 output voltage, placing an additional resistive divider with the exact same values from the output node to the VMON1 pin is recommended for safety reasons (see [Figure 9-1\)](#page-41-0). If no safety standard must be fulfilled in the application, the VMON1 pin can be directly connected to VSENSE1 pin without the need for this additional resistive divider.

9.2.1.2.2 Output Inductor, Sense Resistor and Capacitor Selection for the BUCK1 Controller

An external resistor senses the current through the inductor. The current sense resistor pins (S1 and S2) are fed into an internal differential amplifier which supports the range of VBUCK1 voltages. The sense resistor R_S must be chosen so that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified typical value is for low duty cycles only. At typical duty-cycle conditions around 28% (assuming 3.8-V output and 12-V input), 60 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics (see [Reduction of Current Limit vs Duty Cycle](#page-14-0)) provide a guide for using the correct current-limit sense voltage.

$$
R_{\rm S} = \frac{60 \text{ mV}}{I_{\rm max_peak}}
$$
 (2)

Optimal slope compensation which is adaptive to changes in input voltage and duty cycle allows stable operation at all conditions. In order to specify optimal performance of this circuit, the following condition must be satisfied in the choice of inductor and sense resistor:

$$
L = 410 \times R_s \tag{3}
$$

where

- $L =$ inductor in uH
- R_s = sense resistor in Ω

The current sense pins S1 and S2 are high impedance pins with low leakage across the entire VBUCK1 range. This allows DCR current sensing (see [Detailed Block Diagram Of Buck 1 Controller\)](#page-20-0) using the DC resistance of the inductor for better efficiency.

RUMENTS

For selecting the output capacitance and its ESR resistance, the following set of equations can be used:

$$
\begin{aligned} &C_{OUT}>\frac{2\times\Delta l_{OUT}}{f_{SW}\times\Delta V_{OUT}} \\ &C_{OUT}>\frac{1}{8\times f_{SW}}\times\frac{l_{L}_\text{ripple}}{V_{o_ripple}} \\ &R_{ESR}<\frac{V_{o_ripple}}{l_{L}_\text{ripple}} \end{aligned}
$$

where

- f_{sw} is the 490-kHz switching frequency
- ΔI_{OUT} is the worst-case load step from the application
- ΔV_{OUT} is the allowed voltage step on the output
- V_{o} ripple is the allowed output voltage ripple
- \cdot I_{L ripple} is the ripple current in the coil

9.2.1.2.3 Compensation of the Buck Controller

The main buck controller requires external type 2 compensation on pin COMP1 for normal mode operation. The components can be calculated as follows.

- 1. Select a value for the bandwidth, F_{BW} , to be between f_{SWBUCH} / 6 (faster response) and f_{SWBUCH} / 10 (more conservative)
- 2. Use Equation 5 to select a value for R3 (see [Figure 8-2](#page-20-0)).

$$
R3 = \frac{2\pi \times F_{BW} \times V_{OUT1} \times C_{OUT1}}{gm \times K_{CFB} \times V_{refBUCK}}
$$
(5)

where

- C_{OUT1} is the load capacitance of BUCK1
- gm is the error amplifier transconductance
- $K_{\text{CFB}} = 0.125 / R_{\text{s}}$
- \cdot V_{refBUCK} is the internal reference voltage
- 3. Use Equation 6 to select a value for C1 (in series with R3, see [Figure 8-2](#page-20-0)) to set the zero frequency close to F_{BW} / 10.

$$
C1 = \frac{10}{2\pi \times R3 \times F_{BW}}
$$
 (6)

4. Use Equation 7 to select a value for C2 (parallel with R3, C1, see [Figure 8-2\)](#page-20-0) to set the second pole below $f_{SWBUCK1} / 2$

$$
C2 = \frac{1}{2\pi \times R3 \times F_{BW} \times 3}
$$
 (7)

For example:

 f_{SWBUCH} = 490 kHz, $V_{refBUCH}$ = 0.8 V, F_{BW} = 60 kHz

 $V_{\rm OUT1}$ = 3.8 V, C_{out 1} = 50 μF, R_s = 22 mΩ

Assuming capacitor de-rating, we select the below values:

$$
C2 = 47pF
$$

 $C1 = 0.0047uF$

$$
R3 = 8.25 kOhms
$$

(4)

Resulting in F_{BW} : 57 kHz

Resulting in zero frequency: 4.2 kHz

Resulting in second pole frequency: 193 kHz

Stability and load step response must be verified in measurements to fine tune the values of the compensation components.

9.2.1.2.4 Bootstrap Capacitor for the BUCK1 Controller

The BUCK1 controller requires a bootstrap capacitor. This bootstrap capacitor must be 0.1 μF. The bootstrap capacitor is located between the PH1 pin and the BOOT1 pin (see [Buck Controller Schematic\)](#page-41-0). The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.1.3 BUCK 1 Application Curve

Figure 9-2. Efficiency Results Of Buck1

9.2.2 Synchronous Buck Converters BUCK2 and BUCK3

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-2.

Table 9-2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.8V
Output voltage $(V_{\text{BUCK2/3}})$	3.3V 1.2V
Maximum output current $(Imax_{peak})$	2 A
Output current ripple $\Delta I_{1\text{ pp}}$	300 mA
Switching frequency (f _{SWBUCK2/3})	0.98 MHz

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Adjusting the Output Voltage for the BUCK2 and BUCK3 Converter

A resistor divider from the output node to the VSENSE2 to ground respectively between the VSENSE3 to ground pin sets the output voltage (see [Figure 9-3](#page-44-0)). TI recommends using 1% tolerance or better divider resistors. Start by selecting 1.6 kΩ for the value of the R_{x} resistor between the VSENSE2 to ground respectively between the VSENSE3 to ground pin VSENSE3 pin and use Equation 8 to calculate the value for the R_{y} resistor between BUCK2 and BUCK3 output and the VSENSE2 to ground respectively between the VSENSE3 to ground pin.

$$
R_{y} = \frac{R_{x} \times (V_{BUCK2/3} - 0.8 \text{ V})}{0.8 \text{ V}}
$$
(8)

Therefore, for V_{BUCK2} to equal to 3.3 V, the value of R_y must be 4.99k. For V_{BUCK3} to equal to 1.2 V, the value of R_y must be 806 Ohms.

For voltage monitoring of the BUCK2 and BUCK3 output voltage, placing an additional resistive divider with exact same values from the output node to the VMON2 and VMON3 pins is recommended for safety reasons (see [Figure 9-3\)](#page-44-0). If no safety standard must be fulfilled in the application, the VMON2 and VMON3 pins can be directly connected to VSENSE2 and VSENSE3 pins without the need for this additional resistive divider.

9.2.2.2.2 Output Inductor Selection for the BUCK2 and BUCK3 Converter

The inductor value L depends on the allowed ripple current ΔI_L _{PP} in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$
L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\Delta l_{L_PP} \times V_{IN} \times f_{sw}}
$$
(9)

For example:

 V_{IN} = 5 V

$$
V_{\text{OUT}} = 3.3 \text{ V}
$$

 ΔI_L _{PP} = 0.35 mA

 f_{sw} = 0.98 MHz

 \rightarrow L \approx 3.3 µH

9.2.2.2.3 Compensation of the BUCK2 and BUCK3 Converters

The regulators operate in forced continuous mode, and have internal frequency compensation. The frequency response can be adjusted to the selected LC filter by setting the COMP2 and COMP3 pin low, high, or floating. After selecting the output inductor value as previously described, the output capacitor must be chosen so that the L \times C_{OUT} \times V_{BUCK2/3} product is equal to or less than one of the three values, as listed in [Table 9-3.](#page-46-0)

Table 9-3. Compensation Settings

Larger output capacitors can be used if a feed-forward capacitor is placed across the upper resistance, $\mathsf{R}_{\mathsf{y}},$ of the feedback divider. This works effectively for output voltages > 2 V. With an RC product greater than 10 µs, the effective $V_{BUCK2/3}$ at higher frequencies can be assumed as 0.8 V, thus allowing an output capacitor increase by a factor equal to the ratio of the output voltage to 0.8 V.

9.2.2.2.4 Bootstrap Capacitor for the BUCK2/3 Converters

The BUCK2 and BUCK3 converters require a bootstrap capacitor. This bootstrap capacitor must be 0.1 μF. The bootstrap capacitor is located between the PH2 pin and the BOOT2 pin and between the PH3 pin and the BOOT3 pin (see [Synchronous Buck Converter Schematic](#page-44-0)). The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.2.3 Application Curves

9.2.3 BOOST Converter

9.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 9-4.

Table 9-4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.8V
Output voltage (V _{BOOST})	5 V
Peak coil current (I _{peak coil})	1 A
Maximum output current $I_{\Omega I T}$	$\approx 400 \text{ mA}$
Output current ripple ΔI_L pp	200 mA
Switching frequency (f _{SWBOOST})	0.98 MHz

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Adjusting the Output Voltage for the Boost Converter

A resistor divider from the output node to the VSENSE5 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with a value of 1.6 kΩ for the R_x resistor and use Equation 10 to calculate R_y (see [Figure 9-10](#page-47-0)).

$$
R_{y} = \frac{R_{x} \times (V_{\text{BOOST}} - 0.8 \text{ V})}{0.8 \text{ V}}
$$
(10)

Therefore, for the value of V_{BOOST} to equal to 5 V, the value of R_y must be 8.4 kΩ.

9.2.3.2.2 Output Inductor and Capacitor Selection for the BOOST Converter

The inductor value L depends on the allowed ripple current ΔI_L _{PP} in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$
L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{\Delta l_{L_PP} \times V_{OUT} \times f_{sw}}
$$
\n(11)

For example:

 V_{IN} = 3.3 V (from BUCK1)

$$
V_{\text{OUT}} = 5 V
$$

 $ΔI_L$ _{PP} = 200 mA (20% of 1-A peak current)

$$
f_{\rm sw} = 0.98~\text{MHz}
$$

$$
\rightarrow L \approx 4.7 \ \mu H
$$

The capacitor value C_{OUT} must be selected such that the L-C double-pole frequency F_{LC} is in the range of 10 kHz–15 kHz. The F_{LC} is given by Equation 12:

$$
F_{LC} = \frac{V_{IN}}{2 \times \pi \times V_{OUT} \times \sqrt{L \times C_{OUT}}}
$$
(12)

The right half-plane zero F_{RHPZ} , as given in Equation 13, must be > 200 kHz:

$$
F_{RHPZ} = \frac{V_{IN}^2}{2 \times \pi \, \text{L} \times I_{OUT} \times V_{OUT}} > 200 \, \text{kHz}
$$
\n(13)

where

 \cdot I_{OUT} represents the load current

If the condition F_{RHPZ} > 200 kHz is not satisfied, L and therefore C_{OUT} have to be recalculated.

9.2.3.2.3 Compensation of the BOOST Converter

The BOOST converter requires an external R-C network for compensation (see [Figure 9-10](#page-47-0), COMP5). The components can be calculated using Equation 14 and Equation 15:

$$
R = 120 \times V_{IN} \times \left(\frac{F_{BW}}{F_{LC}}\right)^2
$$
\n
$$
C = \frac{1}{2 \times \pi \times R \times F_{LC}}
$$
\n(14)

where

- \cdot F_{BW} represents the bandwidth of the regulation loop, and must be set to 30 kHz
- \cdot F_{LC} represents the L-C double-pole frequency, as mentioned previously

For example:

 V_{IN} = 3.8 V

 $V_{\text{OUT}} = 5 V$

 $L = 4.7$ μH

 $C = 54$ uF

 \rightarrow F_{LC} = 7.6 kHz

 $F_{BW} = 30$ kHz

 \rightarrow R \approx 8 k

 \rightarrow C \approx 2.7 nF

Stability and load step response must be verified in measurements to fine tune the values of the compensation components. Like in this case, while fine tuning, it was observed on the EVM that using 12k as the compensation resistance gave better load transient results and stability response than using 8k. The equations serve as a good starting point for calculating compensation values.

9.2.3.2.4 Output Diode for the BOOST Converter

The BOOST converter requires an external output diode between the PH5 pin and VBOOST pin (see [BOOST](#page-47-0) [Converter Schematic](#page-47-0), component D2). The selected diode must have a reverse voltage rating equal to or greater than the V_{ROOST} output voltage. The peak current rating of the diode must be greater than the maximum inductor current. The diode must also have a low forward voltage in order to reduce the power losses. Therefore, Schottky diodes are typically a good choice for the catch diode.

Also, select a diode with an appropriate power rating, because the diode conducts the output current during the off-time of the internal power switch.

9.2.3.3 BOOST Converter Application Curves

9.2.4 Linear Regulator

Figure 9-13. Linear Regulator Schematic

9.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 9-5.

Table 9-5. Design Parameters

DESIGN PARAMETER	. . EXAMPLE VALUE
Input voltage	3.3V
Output voltage (V _{LDO OUT})	2.5V
Maximum output current (I _{OUT})	350 mA

9.2.4.2 Detailed Design Procedure

9.2.4.2.1 Adjusting the Output Voltage for the Linear Regulator

A resistor divider from the output node to the VSENSE4 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. In order to get the minimum required load current of 1 mA for the linear regulator, start with a value of 820 Ω for the R_x resistor and use [Equation 16](#page-51-0) to calculate R_y (see Figure 9-13).

(16)

$$
R_{y} = \frac{R_{x} \times (V_{LDO_OUT} - 0.8 V)}{0.8 V}
$$

Therefore, for the value of V_{LDO_OUT} to equal to 2.5 V, the value of R_y must be 1.74 kΩ.

9.2.4.2.2 Output Capacitance for the Linear Regulator

The linear regulator requires and external output capacitance with a value between 6 µF and 50 µF.

9.2.4.3 Linear Regulator Application Curve

Figure 9-14. LDO Noise Density

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4 V and 40 V (see [Figure 10-1](#page-53-0) for reference). This input supply must be well regulated. In case the supply voltage in the application is likely to exceed 40 V, the external PMOS protection device as explained in *[Section 8.4.19](#page-29-0)* must be applied between VIN and VINPROT pins. Furthermore, if the supply voltage in the application is likely to reach negative voltage (for example, reverse battery), a forward diode must be placed between the VSSENSE and VIN pins. A ceramic bypass capacitor with a value of 100 μF (typical) is recommended to be placed close to the VINPROT pin. For the VIN pin, a small ceramic capacitor of typical 1 µF is recommended. Also place 1-µF (typical) bypass capacitors to the DVDD and VREF pins, and 100-nF (typical) bypass capacitors to VIO pin. Furthermore, the VREG pin requires a bypass capacitor of 2.2 µF (typical).

The BUCK1 output voltage is the recommended input supply for the BUCK2, BUCK3, and BOOST regulators. Place local, 10-µF (typical) bypass capacitors at the VSUP2 and VSUP3 pins and at the supply input of the BOOST in front of the BOOST-inductor. Also place a local, 1-µF (typical) bypass capacitor at the VSUP4 pin.

The EXTSUP pin can be used to improve efficiency. For the EXTSUP pin to improve efficiency, a voltage of more than 4.8 V is required in order to have VREG regulator supplied from EXTSUP pin. If the EXSUP pin is not used, the VINPROT pin supplies the VREG regulator. The EXTSUP pin requires a 100-nF (typical) bypass capacitor.

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021 **www.ti.com**

Figure 10-1. Typical Application Schematic

11 Layout

11.1 Layout Guidelines

11.1.1 Buck Controller

- Connect a local decoupling capacitor between the drain of Q3 and the source of Q2. The length of this trace loop should be short.
- The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitor for noise near the S1-S2 pins.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces. The resistor divider for monitoring the output voltage is to be placed as close as possible to the sensing resistor divider, and should be connected to same traces.
- Connect the boot-strap capacitance between the PH1 and BOOT1 pins, and keep the length of these trace loops as short as possible.
- Connect the compensation network between the COMP1 pin and GND pin (IC signal ground).
- Connect a local decoupling capacitor between the VREG and PGDN1 pin, and between the EXTSUP and PGND1 pin. The length of this trace loop should be short.

11.1.2 Buck Converter

- Connect a local decoupling capacitor between VSUP2 and PGND2 respectively VSUP3 and PGND3 pins. The length of this trace loop should be short.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces. The resistor divider for monitoring the output voltage is to be placed as close as possible to the sensing resistor divider, and should be connected to same traces.
- Connect the boot-strap capacitance between the PH2 and BOOT2 respectively PH3 and BOOT3 pins, and keep the length of this trace loop as short as possible.
- If COMP2 and/or COMP3 are chosen to be connected to ground, use the signal ground trace connected to GND pin for this.

11.1.3 Boost Converter

- The path formed from the input capacitor to the inductor and the PH5 pin should have short trace length. The same applies for the trace from the inductor to Schottky diode D2 to the output capacitor and the VBOOST pin. Connect the negative pin of the input capacitor and the PGND5 pin together with short trace lengths.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces.
- Connect the compensation network between the COMP5 pin and GND pin (IC signal ground).

11.1.4 Linear Regulator

- Connect a local decoupling capacitor between VSUP4 and GND (IC signal ground) pins. The length of this trace loop should be short.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces.

11.1.5 Other Considerations

- Short PGNDx and GND to the thermal pad.
- Use a star ground configuration if connecting to a non-ground plane system. Use tie-ins for the compensation-network ground, voltage-sense feedback ground, and local biasing bypass capacitor ground networks to this star ground.

11.2 Layout Example

Figure 11-1. TPS65310-Q1 Layout Example

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021

Note

(1) There's very high dI/dt in path where the switching current flows. Any inductance in this path results in ringing on switched node. It's very important to minimize these loop areas.

Figure 11-2. EVM Top Layer

[TPS65310A-Q1](https://www.ti.com/product/TPS65310A-Q1) [SLVSC15H](https://www.ti.com/lit/pdf/SLVSC15) – MAY 2013 – REVISED DECEMBER 2021 **www.ti.com**

Figure 11-3. EVM Bottom Layer

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

• TPS65310A-Q1 Efficiency [SLVA610](http://www.ti.com/lit/pdf/SLVA610)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Nov-2021

*All dimensions are nominal

RVJ0056A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RVJ0056A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number [SLUA271](www.ti.com/lit/slua271) (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RVJ0056A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated