

# **12-Bit Input-Buffered 80 MSPS ADC with JESD204A Output Interface**

**Check for Samples: [ADS61JB23](http://www.ti.com/product/ads61jb23 #samples)**

- -
	- **Maximum Data Rate of 1.6 Gbps**
	- **Meets JESD204A Specification**
	- **CML Outputs with Current Programmable from 2 mA – 32 mA**
- **Power Dissipation:**
	- **440 mW at 80 MSPS in Single Lane Mode**
	- **Power Scales Down with Clock Rate**
- **Input Interface: Buffered Analog Inputs**
- **71.7 dBFS SNR at 70 MHz IF**
- **Analog Input FSR: 2 Vpp**
- **External and Internal (trimmed) Reference Support**
- **1.8V Supply (Analog and digital), 3.3 V Supply for Input Buffer**
- **Programmable Digital Gain: 0dB 6dB**
- **Straight Offset Binary or Twos Complement Output**
- **Package:**
	- **6 mm x 6 mm QFN-40**

## **DESCRIPTION**

The ADS61JB23 is a high-performance, low-power, single channel analog-to-digital converter with an integrated JESD204A output interface. Available in a 6 mm x 6 mm QFN package, with both single-lane and dual-lane output modes, the ADS61JB23 offers an unprecedented level of compactness. The output interface is compatible to the JESD204A standard, with an additional mode (as per IEEE Std 802.3-2002 part3, Clause 36.2.4.12) to interface seamlessly to the TI TLK family of SERDES transceivers. Equally impressive is the inclusion of an onchip analog input buffer, providing isolation between the sample/hold switches and higher and more consistent input impedance.

The ADS61JB23 is specified over the industrial temperature range  $(-40^{\circ}C \text{ to } 85^{\circ}C)$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## **<sup>1</sup>FEATURES APPLICATIONS**

- **Output Interface: Wireless Base-station Infrastructure**
	- **Single-Lane and Dual-Lane Interfaces Test and Measurement Instrumentation**



## SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**REFERENCE CONTROL INTERFACE INP INM VCM ADC\_OUTP<0> ADC\_OUTM<0> OVR CML OUTPUTS CLOCKGEN 12 bit ADC JESD204A Digital PLL 10X/20X Buffer ADC\_OUTP<1> ADC\_OUTM<1> Signal level detect DETECT<3:0> CMOS OUTPUTS** |
| RESET\_ATKOR\_N3S<br>| REN\_FALIGN\_IDLE<br>| REN\_FALIGN\_TESTY<br>| RESETY| **SCLK\_SERF0\_SCR SEN\_FALIGN\_IDLE SDATA\_TEST0 SDATA\_TEST1 DFS\_EXTREF PDN PDN\_ANA AVDD\_3 V AVDD AGND CLKP CLKM DRVDD DRGND SYNC~P SYNC~M IOVDD**





**PIN FUNCTIONS**



**NSTRUMENTS** 

Texas

## **PIN FUNCTIONS (continued)**



## **ABSOLUTE MAXIMUM RATINGS(1)**



(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

(2) When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is less than |0.3V|. This prevents the ESD protection diodes at the clock input pins from turning on.



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

## **RECOMMENDED OPERATING CONDITIONS**



(1) Typical VCM reduces to 1.85V after HIGH SFDR MODE is written.



## **ELECTRICAL CHARACTERISTICS**

Typical values at 25°C, MIN and MAX values are across the full temperature range  ${\sf T}_{\sf MIN}$  = –40°C to  ${\sf T}_{\sf MAX}$  = 85°C, AVDD = 1.8V, AVDD\_3V = 3.3V, DRVDD = 1.8V, IOVDD = 1.8V, Clock frequency = 80MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode, CML buffer current setting = 16 mA, unless otherwise noted.



(1) HIGH SFDR MODE is enabled.



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **DIGITAL CHARACTERISTICS**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1



## **WAKE-UP TIMING CHARACTERISTICS**





## **DETAILED DESCRIPTION**

## **JESD204A OUTPUT INTERFACE**

The 12-bit ADC output is padded with 4 zeros on the LSB side to form a 16-bit output. Two 8B10B codes are formed – one from the 8 MSBs and the other from the 6 LSBs and the 2 padded zeros .



**Figure 1. Mapping of ADC Output to Two 8B10B Codes**

The two octets can be either transmitted on the same lane (single lane interface) or on two lanes (dual lane interface). By default, the device operates in single lane interface.



**Figure 3. Dual Lane Timing**



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

The detailed timing diagram in the dual lane mode is shown below:



**Then, overall latency = ADC latency + 1.**







Whenever there is a need to synchronize to the frame boundary of the output data stream, the receiver issues a synchronization request through the SYNC~P, SYNC~M pins. Below diagram shows how the transmission switches from normal data (D) to code group synchronization symbols K28.5 symbols during and after a synchronization request.



**Figure 5. SYNC~ ACTIVE Timing Diagram**



## **Table 1. SYNC~ Falling Edge Timing at 80 MSPS**













## **4-LEVEL CONTROL**

In the ADS61JB23 the DFS\_EXTREF and MODE pins function as 4-level control pins as described in [Table 3](#page-11-0) and [Table 4](#page-12-0). A simple scheme to generate 4-level voltage is shown in [Figure 7.](#page-11-1)



## **Figure 7. Simple Scheme to Configure 4-Level Control Pins**

<span id="page-11-1"></span><span id="page-11-0"></span>

## **Table 3. Pin 3 – DFS\_EXTREF**

**Key:**

**EXTREF:**  $0 =$  Internal reference mode,  $1 =$  External reference mode.

**DFS:** 0 = 2's complement output, 1 = Offset binary output.



## **PARALLEL INTERFACE MODE**

The ADS61JB23 operates in parallel interface mode when a suitable voltage is applied on the MODE pin as described in [Table 4](#page-12-0). In parallel interface mode, the SEN, SDATA, SCLK, and SDOUT pins function differently compared to serial interface mode. In this mode, the SEN\_FALIGN\_IDLE and SCLK\_SERF0\_SCR pins turn into 4-level control pins for JESD interface as described in [Table 5](#page-12-1) and [Table 6](#page-12-2), whereas the SDATA\_TEST0 and SDOUT TEST1 pins turn into 2-level control pins as described in [Table 7](#page-13-0).

### **Table 4. Pin 19 - Mode**

<span id="page-12-0"></span>

## **Table 5. Pin 23 - SEN\_FALIGN\_IDLE (in Parallel Interface Mode)**

<span id="page-12-1"></span>

**Key:**

When the last octet of the current frame is the same as the last octet of the previous frame, then FALIGN determines **FALIGN:** whether the last octet of the current frame is transmitted as is, or replaced by a K28.7 control symbol. When FALIGN=0, it is transmitted as is. When FALIGN=1, it is replaced with a K28.7 control symbol.

IDLE determines the synchronization characters transmitted during and immediately after a SYNC event. When IDLE=0, the **IDLE:** device transmits K28.5 as per the JESD204A spec. When IDLE=1, the device alternately transmits K28.5 and D5.6/D16.2 characters as per IEEE Std 802.3-2002 part3, Clause 36.2.4.12. This is the case in both single and dual lane modes.



<span id="page-12-2"></span>

**Key:**

**SERF0:** Output serialization factor. When SERF0=0, the device transmits 2 octets per frame (entire ADC channel in a single lane) with an output serialization factor of 20. When SERF0=1, the device transmits 1 octet per frame (ADC channel over 2 lanes) with an output serialization factor of 10.

**SCR:** SCR=0: Scrambling disabled. SCR=1: Scrambling (as per JESD204A) enabled

## **Table 7. Pins 24 and 28 - SDATA\_TEST0 and SDOUT\_TEST1 (in Parallel Interface Mode)**

<span id="page-13-0"></span>

## **SERIAL INTERFACE**

The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins Serial interface Enable (SEN), Serial Interface Clock (SCLK) and Serial Interface Data (SDATA).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16<sup>th</sup> SCLK falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16-bit words within a single active SEN pulse.

The first 8 bits form the register address and the remaining 8 bits are the register data. The interface can work with SCLK frequency from 20 MHz down to very low speeds (few Hertz) and also with non-50% SCLK duty cycle.

## **REGISTER INITIALIZATION**

After power-up, the internal registers MUST be initialized to their default values. This can be done in one of two ways:

1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10ns) as shown in [Figure 8](#page-13-1)

OR

2. By applying software reset. Using the serial interface, set the S\_RESET bit (D1 in register 0x00) to HIGH. This initializes internal registers to their default values and then self-resets the S\_RESET bit to LOW. In this case the RESET pin is kept LOW.



<span id="page-13-1"></span>





**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **SERIAL INTERFACE TIMING CHARACTERISTICS**

Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = 1.8V, DRVDD = 1.8V, unless otherwise noted.



## **Serial Register Readout**

The device includes an option where the contents of the internal registers can be read back. This may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

- 1. First, set register bit  $\leq$ SERIAL READOUT $>$  = 1. This also disables any further writes into the registers (EXCEPT register bit <SERIAL READOUT> itself).
- 2. Initiate a serial interface cycle specifying the address of the register (A7-A0) whose content has to be read.
- 3. The device outputs the contents (D7-D0) of the selected register on SDOUT\_TEST1 pin.
- 4. The external controller can latch the contents at the falling edge of SCLK.
- 5. To enable register writes, reset register bit <SERIAL READOUT> = 0.

## **RESET TIMING**

Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , unless otherwise noted.





NOTE: A high-going pulse on RESET pin is required in case of initialization through hardware reset.

## **Figure 9. Reset Timing Diagram**



## **SERIAL INTERFACE REGISTER MAP**





**BIT LOCATION**

**<Bit location>)**

**MODE** (Address in Hex

# **[ADS61JB23](http://www.ti.com/product/ads61jb23 ?qgpn=ads61jb23 )**





## **REGISTER MODES**

A brief summary of different register modes and their location in the digital processing flow of the ADS61JB23 is shown in [Figure 10](#page-16-0) and [Figure 11](#page-17-0).



<span id="page-16-0"></span>**Figure 10. Register Modes Preceding Frame to Octet Conversion Block**

Texas **NSTRUMENTS** 

SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



<span id="page-17-0"></span>**Figure 11. Register Modes Following Frame to Octet Conversion Block**



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **INITIAL LANE ALIGNMENT SEQUENCE**

By default the initial lane alignment sequence is not transmitted. To enable transmission of the initial lane alignment sequence,

For the two settings of F, the Mapping of link configuration fields to octets Table of the JESD204A spec is shown in [Table 8](#page-18-0).

<span id="page-18-0"></span>

## **Table 8. Mapping of Link Configuration Fields to Octets**

SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

## **TYPICAL CHARACTERISTICS**





**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **TYPICAL CHARACTERISTICS (continued)**



**EXAS NSTRUMENTS** 

SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

## **TYPICAL CHARACTERISTICS (continued)**

At +25°C, AVDD = 1.8V, AVDD\_3V = 3.3V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode



20 MHz 70 MHz 150 MHz

220 MHz 270 MHz 300 MHz

400 MHz 500 MHz

0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 Digital Gain (dB)





**SFDR** SNR

**vs vs DIGITAL GAIN DIGITAL GAIN**



SFDR (dBc)

G040

G039



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **TYPICAL CHARACTERISTICS (continued)**





At +25°C, AVDD = 1.8V, AVDD\_3V = 3.3V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode





SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **TYPICAL CHARACTERISTICS (continued)**





## **TYPICAL CHARACTERISTICS (continued)**





**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **TYPICAL CHARACTERISTICS: COMMON**





## **TYPICAL CHARACTERISTICS: COMMON (continued)**





**[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

## **TYPICAL CHARACTERISTICS: CONTOUR**





## **TYPICAL CHARACTERISTICS: CONTOUR (continued)**

At +25°C, AVDD = 1.8V, AVDD\_3V = 3.3V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode



100 150 200 250 300 350 400 450 500

64 65 66 67 68 69

**Figure 44.**

Input Frequency, MHz

67.5

68.5



## **APPLICATION INFORMATION**

## **THEORY OF OPERATION**

The ADS61JB23 is a family of buffered analog input and ultralow power ADCs with maximum sampling rates up to 80MSPS. The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 21 clock cycles. The output is available as 12-bit data, coded in either straight offset binary or binary twos complement format, with JESD207A interface in CML logic levels.

## **ANALOG INPUTS**

The analog input pins have analog buffers (running off the AVDD3V supply) that internally drive the differential sampling circuit. As a result of the analog buffer, the input pins present high input impedance to the external driving source (10kΩ dc resistance and 2pF input capacitance). The buffer helps to isolate the external driving source from the switching currents of the sampling circuit. This buffering makes it easy to drive the buffered inputs compared to an ADC without the buffer.

The input common-mode is set internally using a 5kΩ resistor from each input pin to 1.95V, so the input signal can be ac-coupled to the pins. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5V) and (VCM – 0.5V), resulting in a  $2V_{PP}$  differential input swing.

The input sampling circuit has a high 3dB bandwidth that extends up to 450 MHz (measured from the input pins to the sampled voltage). [Figure 45](#page-30-0) shows an equivalent circuit for the analog input.



<span id="page-30-0"></span>

**EXAS ISTRUMENTS** 

## SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

## **DRIVE CIRCUIT REQUIREMENTS**

For optimum performance, the analog inputs must be driven differentially. This technique improves the commonmode noise immunity and even-order harmonic rejection. A small resistor (5Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics.

and show the differential impedance ( $Z_{IN} = R_{IN} \parallel C_{IN}$ ) seen by looking into the ADC input pins. The presence of the analog input buffer results in an almost constant input capacitance up to 1GHz.





### **[www.ti.com](http://www.ti.com)** SLOS755 –DECEMBER 2012

### **EXAMPLE DRIVING CIRCUITS**

Two example driving circuit configurations are shown in [Figure 46](#page-32-0) and [Figure 47](#page-32-1)—one optimized for low input frequencies and the other optimized for high input frequencies.

The presence of internal analog buffers makes the ADS61JB23 simple to drive by absorbing kick-back noise of ADC. The mismatch in the transformer parasitic capacitance (between the windings) results in degraded evenorder harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained in input frequency range of interest.

The drive circuit for low input frequencies (<200MHz) in [Figure 46](#page-32-0) uses two back to back connected ADT1-1 transformers terminated by 50Ω near the ADC side.

An additional termination resistor pair may be required between the two transformers to improve even order harmonic performance as shown in drive circuit for high input frequencies (>200MHz) in [Figure 47.](#page-32-1) The center point of this termination is connected to ground to improve the balance between the P (positive) and M (negative) sides. The example circuit uses two back to back connected ADTL2-18 transformers with 200Ω termination between them and 100Ω at secondary of second transformer to obtain an effective 50Ω (for a 50Ω source impedance). The ac-coupling capacitors allow the analog inputs to self-bias around the required common-mode voltage.



**Figure 46. Drive Circuit with Low Bandwidth (for Low Input Frequencies)**

<span id="page-32-0"></span>

<span id="page-32-1"></span>**Figure 47. Drive Circuit with High Bandwidth (for High Input Frequencies)**



## **CLOCK INPUT**

The ADS61JB23 clock inputs can be driven differentially by sine, LVPECL, or LVDS source with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95V using internal 5kΩ resistors as shown in [Figure 48](#page-33-0). This setting allows the use of transformer-coupled drive circuits for sine-wave clock or ac-coupling for LVPECL and LVDS clock sources (see [Figure 49](#page-33-1), [Figure 50](#page-34-0), and [Figure 51](#page-34-1)).



Note:  $C_{EQ}$  is 1pF to 3pF and is the equivalent input capacitance of the clock buffer.

### **Figure 48. Internal Clock Buffer**

<span id="page-33-0"></span>For best performance, the clock inputs must be driven differentially, thereby reducing susceptibility to commonmode noise. It is recommended to keep differential voltage between clock inputs less than 1.8VPP to get best performance. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



<span id="page-33-1"></span>**Figure 49. Differential Sine-Wave Clock Driving Circuit**





**Figure 50. LVDS Clock Driving Circuit**

<span id="page-34-0"></span>

**Figure 51. LVPECL Clock Driving Circuit**

## <span id="page-34-1"></span>**FINE GAIN CONTROL**

The ADS61JB23 includes gain settings that can be used to get improved SFDR performance (compared to no gain). The gain is programmable from 0dB to 6dB (in 0.5dB steps). For each gain setting, the analog input fullscale range scales proportionally, as shown in [Table 9.](#page-35-0)

The SFDR improvement is achieved at the expense of SNR; for each gain setting, the SNR degrades about 0.5dB. The SNR degradation is less at high input frequencies. As a result, the fine gain is very useful at high input frequencies as the SFDR improvement is significant with marginal degradation in SNR.

So, the fine gain can be used to trade-off between SFDR and SNR. Note that the default gain after reset is 0dB.

**EXAS NSTRUMENTS** 

<span id="page-35-0"></span>SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



## **SIGNAL POWER ESTIMATION**

<span id="page-35-1"></span>The ADS61JB23 includes a power estimation circuit that can be used to obtain a coarse power estimate (accurate to within a dB) of the input signal averaged over a programmable number of samples. The power estimate can be made available on pins DETECT<3:0> by enabling the bit EN\_PWR\_EST. The states of bits DETECT<3:0> maps to the input signal power is shown in [Table 10](#page-35-1).





<span id="page-35-2"></span>The number of samples used for computing the average power is set by SAMPLES\_PWR\_EST<2:0> as shown in [Table 11.](#page-35-2)







### **DEFINITION OF SPECIFICATIONS**

**Analog Bandwidth –** The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

**Aperture Delay –** The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay will be different across channels. The maximum variation is specified as aperture delay variation (channel-channel).

**Aperture Uncertainty (Jitter) –** The sample-to-sample variation in aperture delay.

**Clock Pulse Width/Duty Cycle –** The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

**Maximum Conversion Rate –** The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

**Minimum Conversion Rate –** The minimum sampling rate at which the ADC functions.

**Differential Nonlinearity (DNL) –** An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

**Integral Nonlinearity (INL) –** The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

**Gain Error –** Gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error due to reference inaccuracy and error due to the channel. Both these errors are specified independently as  $E_{\text{GREF}}$  and E<sub>GCHAN</sub>.

To a first order approximation, the total gain error will be  $E_{\text{TOTAL}} \sim E_{\text{GREF}} + E_{\text{GCHAN}}$ .

For example, if  $E_{\text{TOTA}} = \pm 0.5\%$ , the full-scale input varies from (1-0.5/100) x  $FS_{\text{ideal}}$  to (1 + 0.5/100) x  $FS_{\text{ideal}}$ .

**Offset Error –** The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

**Temperature Drift –** The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX}-T_{MIN}$ .

**Signal-to-Noise Ratio –** SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding the power at DC and the first nine harmonics.

$$
SNR = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}}
$$

(1)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's fullscale range.

**Signal-to-Noise and Distortion (SINAD)** – SINAD is the ratio of the power of the fundamental (P<sub>S</sub>) to the power of all the other spectral components including noise  $(P_N)$  and distortion  $(P_D)$ , but excluding dc.

$$
SINAD = 10Log10 \frac{P_S}{P_N + P_D}
$$
 (2)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's fullscale range.

### SLOS755 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

**Effective Number of Bits (ENOB) –** The ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$
ENOB = \frac{SINAD - 1.76}{6.02}
$$

**Total Harmonic Distortion (THD)** – THD is the ratio of the power of the fundamental (P<sub>S</sub>) to the power of the first nine harmonics (PD).

$$
\text{THD} = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}}
$$

THD is typically given in units of dBc (dB to carrier).

**Spurious-Free Dynamic Range (SFDR) –** The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

**Two-Tone Intermodulation Distortion –** IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1–f2 or 2f2–f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

**DC Power Supply Rejection Ratio (DC PSRR) –** The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

**AC Power Supply Rejection Ratio (AC PSRR) –** AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If  $\Delta V_{\text{SUP}}$  is the change in supply voltage and  $\Delta V$ out is the resultant change of the ADC output code (referred to the input), then

PSRR = 20Log<sup>10</sup> 
$$
\frac{\Delta V_{OUT}}{\Delta V_{SUP}}
$$
 (Expressed in dBc)

**Voltage Overload Recovery –** The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from their expected values) is noted.

**Common Mode Rejection Ratio (CMRR) –** CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If  $\Delta V$ cm\_in is the change in the common-mode voltage of the input pins and  $\Delta V_{\text{OUT}}$ is the resultant change of the ADC output code (referred to the input), then

CMRR = 20Log<sup>10</sup> 
$$
\frac{\Delta V_{OUT}}{\Delta V_{CM}}
$$
 (Expressed in dBc)

**Cross-Talk (only for multi-channel ADC) –** This is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Cross-talk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.

(4)

(3)

(6)

(5)



www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 1-Sep-2021

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **RHA 40 VQFN - 1 mm max height**

**6 x 6, 0.5 mm pitch** PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







# **PACKAGE OUTLINE**

# **RHA0040H VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **RHA0040H VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RHA0040H VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated