
Technical Data ______ CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573





Octal Transparent Latch, 3-State

CD54/74AC/ACT563 - Inverting CD54/74AC/ACT573 - Non-Inverting

Type Features:

Buffered inputs

Typical propagation delay:

4.3 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA-CD54/74AC563 and CD54/74AC573 and the CD54/74ACT563 and CD54/74ACT573 octal transparent 3state latches use the RCA ADVANCED CMOS technology. The outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the 3-state outputs. When the Output Enable (\overline{OE}) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD74AC/ACT563 and CD74AC/ACT573 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT563 and CD54AC/ACT573, available in chip form (H'suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

Output Enable	Latch Enable	Data	AC/ACT563 Output	AC/ACT573 Output
L	н	н	L	н
L	н	L	Н	L
L	L	1	н	ι
L	L	h	L	н
н	X	X	Z	Z

TRUTH TABLE

Note:

- L = Low voltage level
- H = High voltage level I = Low voltage level one set-up
- time prior to the high to low latch enable transition

h = High voltage level one set-up time prior to the high to low

latch enable transition

This data sheet is applicable to the CD74AC563, CD54/74AC573, and CD54/74ACT573. The CD54AC563 and CD54/74ACT563 were not acquired from Harris Semiconductor.

File Number 1956

X = Don't Care Z = High Impedance State

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

MAXIMUM RATINGS, Absolute-Maximum Values:

	· · ·
	0.5 to 6 V
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5 V$ or $V_i > V_{cc} + 0.5 V$)	±20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_0 < -0.5 V$ or $V_0 > V_{cc} + 0.5 V$)	+50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_0 (for $V_0 > -0.5$ V or V	$V_0 < V_{cc} + 0.5 V$
DC Vcc or GROUND CURRENT (Icc or IGND)	+100 mA*
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55$ to $\pm 100^{\circ}$ C (PACKAGE TYPE E)	
For $T_A = +100$ to $+125^{\circ}$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For $I_A = -55$ to $\pm 70^{\circ}$ C (PACKAGE TYPE M)	
For $T_A = +70$ to $+125^{\circ}$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE F	
PACKAGE TYPE E, M	-40 to +125°C
STORAGE TEMPERATURE (Tstg)	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum	+265°C
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contact	ing lead tips only
*For up to 4 outputs per device; add \pm 25 mA for each additional output.	

RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	LIMITS	
CHANACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range, V _{cc} *: (For T _A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	vv
DC Input or Output Voltage, Vi, Vo	0	Vcc	v
Operating Temperature, TA:	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V(AC Types) at 3.6 V to 5.5 V(AC Types) at 4.5 V to 5.5 V(ACT Types)	0 0	50 20 10	ns/V ns/V ns/V

*Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS

_		
õē 💾	0	20 vcc
D0 -		19 00
아긔		18 QI
02 -		1' ū2
03 -		16 03
D4 6		15 äi
05 -		14 Ö5
D6 -		13 06
0, 9		12 07
GND 10		LL LE
L.	420% W.	



CD54/74AC563, CD54/74ACT563

CD54/74AC573, CD54/74ACT573

9

Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

STATIC ELECTRICAL CHARACTERISTICS: AC Series

· · · · · · · · · · · · · · · · · · ·						AMBIEN	Т ТЕМРЕ	RATURE	(T _A) - °(C	
CHARACTERISTICS		TEST CO	NDITIONS	V _{cc}	+	25	-40 t	o +85	-55 to	o +125	UNITS
			l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.].
High-Level Input				1.5	1.2		1.2	_	1.2	<u> </u>	
Voltage	Vін			3	2.1		2.1		2.1		v
				5.5	3.85	_	3.85	-	3.85		
Low-Level Input				1.5		0.3	_	0.3		0.3]
• Voltage	Vil			3		0.9	—	0.9	_ · ·	0.9) v
				5.5	_	1.65	-	1.65	—	1.65	
High-Level Output			-0.05	1.5	1.4		1.4		1.4	-	
Voltage	Voн	ViH	-0.05	3	2.9	-	2.9	_	2.9		1
		or	-0.05	4.5	4.4		4.4		4.4	<u> </u>]
		ViL	-4	3	2.58	-	2.48	_	2.4	- 1] v
			-24	4.5	3.94	_	3.8	-	3.7	_	1
		(-75	5.5	_	_	3.85	_	-		1
		#. * {	-50	5.5		_	-	-	3.85	-	1
Low-Level Output			0.05	1.5		0.1		0.1		0.1	
Voltage	Vol	ViH	0.05	3		0.1		0.1		0.1	1
•		or	0.05	4.5	_	0.1		0.1	-	0.1	1
		VIL	12	3	_	0.36	-	0.44	_	0.5] v
			24	4.5		0.36		0.44		0.5]
			75	5.5		-		1.65	_	_]
		#, * {	50	5.5	_				—	1.65	1
Input Leakage Current	1,	V _{cc} or GND		5.5	_	±0.1	_	±1	_	±1	μA
3-State Leakage Current	l _{oz}	V _{IH} or									
		V _{IL} Vo == Vcc or GND		5.5	_	±0.5		±5		±10	μA
Quiescent Supply Current, MSI	Icc	V _{cc} or GND	0	5.5		8		80		160	μΑ

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. * Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

_ Technical Data

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	Т ТЕМРЕ	RATURE	E (T _A) - °	С	
CHARACTERISTICS	ICS	TEST CO	NDITIONS	V _{cc}	+	+25		-40 to +85		-55 to +125	
		(V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	_	2	_	2		v
Low-Level Input Voltage	ViL			4.5 to 5.5		0.8		0.8		0.8	v
High-Level Output		VIH	-0.05	4.5	4.4	_	4.4	_	4.4		1
Voltage	V _{он}	or V _{IL}	-24	4.5	3.94		3.8		3.7	· _	v . •
		#, * {	-75	5.5			3.85] *.
		<u>"'' (</u>	-50	5.5			<u> </u>		3.85]
Low-Level Output Voltage	Vol	V _{iн} or	0.05	4.5		0.1	-	0.1		0.1	
t bridge	ViL	9	24	4.5	_	0.36	_	0.44	_	0.5	Ì
		#, * {	75	5.5		_	_	1.65		_	V
		<u>"'</u>)	50	5.5		_	_	_		1.65]
Input Leakage Current	հ	V _{cc} or GND		5.5	_	±0.1	_	±1	_	±1	μA
3-State Leakage Current	loz	ViH or ViL									
-		V _o = V _{cc} or GND		5.5		±0.5	—	±5	—	±10	μA
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8	_	80	—	160	μA
Additional Quiescent S Current per Input Pi TTL Inputs High 1 Unit Load	Supply in ∆Iœ	V _{cc} -2.1		4.5 to 5.5	-	2.4		2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. *Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*					
INPUT	ACT563	ACT573				
ÕE	0.87	0.87				
Dn	0.5	0.5				
LĒ	0.8	0.8				

*Unit load is Alcc limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

9

Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PREREQUISITE FOR SWITCHING: AC Series

			AMBI	AMBIENT TEMPERATURE (TA) -°C				
CHARACTERISTICS	SYMBOL	V _{cc} (V)		o +85	-55 to +125		UNITS	
		(•)	MIN.	MAX.	MIN.	MAX.		
LE Pulse		1.5	44		50			
Width	tw	3.3* 5†	4.9 3.5	-	5.6 4		ns	
Setup Time Data to LE	tsu	1.5 3.3 5	2 2 2		2 2 2		ns	
Hold Time Data to LE	t _H	1.5 3.3 5	33 3.7 2.6		38 4.2 3		ns	

*3.3 V: min. is @ 3 V

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

		v	AMBI	ENT TEMPE			
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 t	o +85	-55 to	o +125	
		(•)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Data to Qn AC563	tplн tphl	1.5 3.3* 5†	 3.8 2.7	119 13.4 9.5	 3.7 2.6	131 14.7 10.5	ns
AC573	tрін tphi	1.5 3.3 5	 3.1 2.2	96 10.8 7.7		106 11.9 8.5	ns
LE on Qn AC563	tplh tphl	1.5 3.3 5		136 15.3 10.9	 4.2 3	150 16.8 12	ns
AC573	tрін tрні	1.5 3.3 5	4.3 3.1	136 15.3 10.9	 4.2 3	150 16.8 12	ns
Output Enable Times	tezi tezh	1.5 3.3 5	 4.1 2.7	119 14.4 9.5		131 15.8 10.5	ns
Output Disable Times	t _{PLZ} tpнz	1.5 3.3 5	 3.7 3	131 13.1 10.5	3.6 2.9	144 14.4 11.5	ns
Power Dissipation Capacitance	CPO§		63	Тур.	63	Тур.	рF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5		4 Typ. (@ 25° C		v
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	Volp See Fig. 1	5		, 1 Тур. (@ 25° C		v
Input Capacitance	Ci			10	_	10	pF
3-State Output Capacitance	Co	_	_	15		15	pF

*3.3 V: min. is @ 3.6 V

max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V C_{PD} is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 \; f_i \; (C_{PD} + C_L)$ where $f_i = input$ frequency

 $C_L = output load capacitance$

 $V_{cc} =$ supply voltage.

_ Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PREREQUISITE FOR SWITCHING: ACT Series

	SYMBOL	Vcc	AMBIENT TEMPERATURE (TA) - °C				_
CHARACTERISTICS		V _{cc} (V)	-40 to +85		-55 to +125		
			MIN.	MAX.	MIN.	MAX.	
LE Pulse Width	tw	5†	3.5		4	-	ns
Setup Time Data to LE	t _{su}	5	2	_	2	_	ns
Hold Time Data to LE	t _H	5	2.6	_	3	_	ns

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t, t = 3 ns, C = 50 pF

			AMBI	ENT TEMPE	RATURE (1	(A) ~ °C	
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS
4		(*)	MIN.	MAX.	MIN.	MAX.	1
Propagation Delays: Data to Qn 563	tрін tphi	5+	2.9	10.4	2.9	11.4	
573		5†	2.7	9.4	2.6	10.4	f ns
LE to Qn 563 573	tрін tphl	5	3.2	11.4	3.1	12.5	ns
Output Enable Times	tezi tezh	5	3.5	12.3	3.4	13.5	ns
Output Disable Times	lpLz tpHz	5	3.2	11.4	3.1	12.5	ns
Power Dissipation Capacitance	CPD§		63	I Гур.	63 1	<u>і </u>	pF
Min. (Valley) V _{он} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5		4 Typ. (· · · · · · · · · · · · · · · · · · ·		v
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5		1 Typ. (@ 25°C		v
Input Capacitance	C,			10	-	10	рF
3-State Output Capacitance	Co			15		15	pF

†5 V: min. is @ 5.5 V


max. is @ 4.5 V

§CPD is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 f_c (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where $f_c = input$ frequency $C_L = output load capacitance$ $V_{CC} = supply voltage.$

9

Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PARAMETER MEASUREMENT INFORMATION




NOTES:

- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR 1 1 MHz 1-3 ns 1+3 ns SKEW 1 ns
- PRR 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, SKEW 1 ns. 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 μ F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANGWIDTH.

Fig. 1 - Simultaneous switching transient waveforms.

9205-42406



.

익.

^{*}FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 k\Omega









Fig. 3 - Data to Qn output propagation delays.







9205 42389

Fig. 6 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}




Fig. 5 - Latch enable prerequisite times.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
				00		Nex Dello	(6)		55 10 405	005440530504	
CD54AC573F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC573F3A	Samples
CD54ACT573F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT573F3A	Samples
CD74AC573E	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC573E	Samples
CD74AC573M	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	
CD74AC573M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74ACT573E	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT573E	Samples
CD74ACT573M	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	
CD74ACT573M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC573, CD54ACT573, CD74AC573, CD74ACT573 :

- Catalog : CD74AC573, CD74ACT573
- Military : CD54AC573, CD54ACT573

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC573M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT573M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74AC573M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74ACT573M96	SOIC	DW	20	2000	367.0	367.0	45.0	

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74AC573E	N	PDIP	20	20	506	13.97	11230	4.32
CD74AC573M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74ACT573E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT573M	DW	SOIC	20	25	507	12.83	5080	6.6

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated